



EMBEDDED FPGA DESIGN WITH THE NIOS II PROCESSOR

To learn more, visit <http://fpgauniversity.intel.com>.

© Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Other names and brands may be claimed as the property of others.

CONTENTS

Lab Overview	2
Lab Notes	3
Design Flow	5
Objective of the "Hello World" Lab	6
Get Started with Quartus	7
Part 1: Hardware Design	9
Lab 1: Building Your Platform Designer Based Processor System	9
1.1: Adding the Nios II Processor	9
1.2: Adding On Chip Memory	11
1.3: Adding the JTAG UART Component	13
1.4: Adding Parallel IO (PIO)	13
1.5: Connecting the System Components Together	16
Lab 2: Building the Top Level Design	24
Part 2: Software Design	29
Lab 1: Creating the Software for the "Hello World" design	29
Lab 2: Downloading the Hardware Image to the Development Kit	33
Lab 3: Using the Seven Segment Display	37
Lab Summary	39
Appendix	40
List of Figures	40
List of Tables	41
Revision History	42

LAB OVERVIEW

This lab teaches you how to create an embedded system implemented in programmable logic using the Intel® Nios II processor, sometimes referred to as a "soft" processor. The Nios II can be synthesized on any Intel® FPGA device, and has a built in programmable logic fabric that can be easily modified to suit an applications' requirements. Intel® SoC FPGA devices contain a processor built from standard cells that cannot be changed without redesigning the chip, and are therefore called a textithard processor system. The Nios II processor is supported by a rich set of peripherals and intellectual property (IP) blocks built that can be configured and connected to the processor using the Platform Designer tool within the Intel® Quartus Prime software suite. Intel also distributes the Nios II Software Build Tools (SBT) within the Quartus download for use with Eclipse* during software development.

This lab is organized to run on a number of Intel® FPGA development kits. The links to the other kits can be found in the [Design Store](#) as a Design Example and type in "hello" in the search bar. This lab will show you how to install the development kit pin settings, design the processor-based hardware system, download it to the development it, and run a simple "Hello World" software program which displays text on your terminal. The initial section of the lab is split into a hardware section and a software section.

LAB NOTES

IMPORTANT: PLEASE READ AND FOLLOW THESE GUIDELINES THROUGHOUT THE LAB OR THE LAB WILL NOT WORK!

- *The lab will require you to choose files, components, and other objects. **They must be spelled exactly as directed.***
- **DO NOT USE SPACES IN THE FILE NAMES OR DIRECTORIES.**
- *This is necessary for consistency and to ensure that each step works properly in the lab, when creating your own systems, you can choose your own names if you use them consistently in your project.*

Quartus Prime is Intel FPGA's design tool suite. It serves a number of functions:

- Design creation through the use of HDL or schematics
- System creation through the Platform Designer graphical interface
- Generation and editing of constraints (timing, pin locations, physical location on die, I/O voltage levels)
- Synthesis of high level language into an FPGA netlist, formally known as mappin
- FPGA place and route, formally known as fitting
- Generation of design image used to program an FPGA, formally known as assembly
- Timing Analysis
- Download of design image into FPGA hardware, formally known as programming
- Debugging by insertion of debug logic (in-chip logic analyzer)
- Interfacing to third party tools such as simulators
- Launching of Software Build Tools (Eclipse) for Nios II

To download Quartus Prime Lite, follow these instructions:

- ☐ Visit this site: <https://fpgasoftware.intel.com/?edition=lite>.
- ☐ Select version 17.1 and your PC's operating system.
- ☐ For the smallest installation and quickest download time, select only the fields shown on the following page in Figure 1. If you are using the **DE-10 Lite** choose **MAX10**. If you are using the **DE0-CV** choose **Cyclone V**.

Select All

[Updates Available](#)

☒ **Quartus Prime Lite Edition (Free)**

☒ **Quartus Prime (includes Nios II EDS)**
 Size: 1.7 GB MD5: C6E662E428D1F5E93B6CC5B5076C3ED4

☒ **ModelSim-Intel FPGA Edition (includes Starter Edition)**
 Size: 1.1 GB MD5: 9F0FCC22EB8ADD19200D3C00B20EDCC5

Devices

You must install device support for at least one device family to use the Quartus Prime software

☐ **Arria II device support**
 Size: 499.6 MB MD5: EA15FB95662AB632F2CD95A93D995A92

☐ **Cyclone IV device support**
 Size: 466.6 MB MD5: 09D346E4AE7AC403DF4F36563E6B7BFB

☐ **Cyclone 10 LP device support**
 Size: 266.1 MB MD5: C9D4AC6A692BE4C3EAC15473325218BB

☒ **Cyclone V device support**
 Size: 1.1 GB MD5: 747202966905F7917FB3B8F95228E026

☐ **MAX II, MAX V device support**
 Size: 11.4 MB MD5: 77B086D125489CD74D05FD9ED1AA4883

☒ **MAX 10 FPGA device support**
 Size: 325.2 MB MD5: 9B55655054A7EA1409160F27592F2358

Download Selected Files

Note: The Quartus Prime software is a full-featured EDA product. Depending on your download speed, download times may be lengthy.

Figure 1: Quartus Download Page

- ☐ Follow the instructions to activate the Quartus Prime Lite version 17.1 tools on your PC. No license is required to run the Quartus Lite software.

DESIGN FLOW

Unlike system development with hard processors, development with soft processors enables you to optimize the processor system to your application requirements and use the FPGA to add the performance and interfaces required by your system. This means that you need to know how to modify the processor system hardware; this may sound challenging but thanks to the Platform Designer graphical system design tool this is a relatively easy thing to do as we will demonstrate in this lab.

The design flow diagram below illustrates how an overall system is integrated using the combination of the Platform Designer system integration tool, Quartus for mapping (aka synthesis), fitting (aka place and route), and the NIOS II Software Build Tool (SBT) for software development.




Figure 2: Platform Designer Development Flow

The above diagram depicts the typical flow for Nios II system design. Hardware System definition is performed using Platform Designer tool; the resultant HDL (.Qsys) files from the Platform Designer system are used by the Quartus design software to map, fit and download the hardware image into the FPGA device. Quartus also generates information that describes the configuration of the system designed in Platform Designer so that the Nios II SBT can be configured to create a software library that matches the hardware system and contains all the correct peripheral drivers.

OBJECTIVE OF THE "HELLO WORLD" LAB

This lab demonstrates how to use Platform Designer tool to design the hardware and software to print "Hello World" to your screen. This requires a working processor to execute the code, on-chip memory to store the software executable, and a JTAG UART peripheral to send the "Hello World" text to a terminal. To make the lab a little bit more interesting and hardware-centric, we will utilize the push button switches and LEDs to allow interaction with the development kit. We will use connections to memory that the processor can access to map the various switches and buttons on the device to the LEDs and seven-segment display.

The lab hardware is constructed with the components shown below. Intel utilizes the Platform Designer network-on-chip interconnect to connect the master and slave devices together. To get a clear understanding of how quickly one can build an embedded system using Platform Designer and the Quartus Design Software, you will build the Nios II system entirely from scratch.




Figure 3: Nios II Based System Used In This Lab

GET STARTED WITH QUARTUS

This lab demonstrates how to use Platform Designer tool to design the hardware and software to print “Hello World” to your screen. This requires a working processor to execute the code. Follow the instructions below depending on what board you have for performing the lab.

- Depending on the board you are using, get the associated .zip folder from the design files you downloaded for this lab. **There are two options for each board. In the second option, the hardware design is already done for you and you need to start at Part 1 Section 2.0 Step 7 and compile your design with the “play” button and then proceed to the Part 2: Software design. This particular system will save roughly an hour of work in completing your lab, but is less impactful in understanding the entire flow.**




Figure 4: DE-10 Lite




Figure 5: DE0-CV


- Unzip the .zip file. Right click on the .zip folder and select **Extract All...** Browse to the directory you want your unzipped files to go and press Enter. Within the file there are

Board	Files
DE-10 Lite	DE10_Lite_qsys_workshop.zip
DE-10 Lite*	DE10_Lite_qsys_Workshop_Systemdone.zip
DE0-CV	DE0_cv_qsys_workshop.zip
DE0-CV*	DE0_cv_qsys_workshop_Systemdone.zip

*start at Part 1 Section 2.0 Step 7: Hardware System Done

Table 1: Resource Files

two items: C_CODE and DE10_Lite.qar or DE0_CV.qar (depending on your board) **The lab will not work if you do not unzip the files!**

- ☐ Double click on the (.qar) file.  If you have Quartus completely installed, the Quartus software should open the (.qar) file. (.qar) stands for **Quartus Archive File** and allows a user to store a project and its related files in a single (.qar) and then restore the project later. This is done for your convenience and to make the overall lab time shorter.
- ☐ Select a destination folder where you want your project to be restored, by clicking on ... near the destination folder. *Make sure your destination folder is a C:// drive where your installed Quartus or your documents location where you want your project to be.* Select **OK** for the first screen that appears when the (.qar) file opens.




Figure 6: Selecting Archive Name and Destination Folder for the .qar file.

Once the (.qar) is done unpacking all its files, you will be able to navigate around the main Quartus window. We will start building our system by using Platform Designer.

PART 1: HARDWARE DESIGN

Lab 1: Building Your Platform Designer Based Processor System

The Platform Designer system panel diagram illustrates what you are designing in the Platform Designer environment. The system we are building will have a clock, a single master (the Nios II processor), and 11 slave devices.

Building the Platform Designer system is a highly efficient way of designing systems with or without a processor.

- ☐ Launch Platform Designer tool from Quartus: **Tools** → **Platform Designer** (or "Qsys" prior to version 17.1). The initial screen you should see looks like this:




Figure 7: Platform Designer Main Panel

Next, we will add the various components of the system and make the connections between them. By default Platform Designer inserts a clock module. We will connect to this later in the lab.

1.1: Adding the Nios II Processor

Look for the IP catalog tab in the top left of the Platform Designer window. Below the IP catalog tab, you can search for the various components you want to add to your system.

- ☐ Enter **Nios** in the search tab and select the **Nios II Processor** (not the Classic Nios II) from the library by double clicking. See Figure 6 on the following page for example.




Figure 8: IP Catalog Tab

- A configuration window will appear. In this select the **Nios II/e Processor**. The 'e' stands for economy and the 'f' stands for fast. We will use the economy version in this lab.




Figure 9: Nios II Gen2 Configuration Panel

- Aside from choosing 'e', keep the default settings and click **Finish** and you will see the **nios2_gen2_0** processor in your connection diagram.




Figure 10: Platform Designer System Contents Panel

For now, don't worry about the system errors reported. We will address them soon.

Platform Designer has a very elegant and efficient way of making connections by clicking on the nodes on 'wires' in the connections panel on the second column from the left. You can add the connections as you add components, but it's often easier to make all the connections once you have finished adding the various blocks.

1.2: Adding On Chip Memory

With the Nios II processor added, you still need to add: **On Chip Memory, JTAG UART, push-button inputs, switch inputs, LED outputs, and the 7-segment display output** to your system.




Figure 11: IP Catalog Search for On-Chip Memory

- ☐ Search for **memory** in the IP catalog. You will see many options for memory. Select **On Chip Memory** → **On-Chip Memory (RAM or ROM)** as shown above.

- ☐ Double click on the component or click **Add**.
- ☐ In the component settings memory panel that pops up, you need to change the memory size from 4096 to **65,536**. This will ensure that you have a plenty of space for your software program.
- ☐ Uncheck **Initialize memory content**. This feature includes the software executable in the hardware image. For this lab, you will initialize the software executable from Eclipse.




Figure 12: On-Chip Memory Configuration Panel

- ☐ Click **Finish** and you will now see a total of three components in your Platform Designer system:
 - clk_0
 - nios2_gen2_0
 - onchip_memory2_0

See Figure 13 on the following page for what your Platform Designer window should look like at this point in the lab.




Figure 13: System Contents with Nios II and On-Chip Memory

1.3: Adding the JTAG UART Component

The next component you will add is the JTAG UART.

- ☐ Search for **JTAG** in the IP catalog and locate the **JTAG UART**. Double click or click **Add**.
- ☐ Keep the default settings and click **Finish**.




Figure 14: JTAG UART Configuration Panel

1.4: Adding Parallel IO (PIO)

The next five components, which handle the interfacing of the *switches*, *pushbuttons*, and *LEDs*, are configured instances of general purpose parallel IO components in the IP catalog.

By using the PIO block for the switches, buttons, and LEDs, you will be able to map these values to address space and your C code will read and write these components.

- ☐ Search for **Parallel IO (PIO)** and select the correct block.
- ☐ For the **pushbutton** block, we will set this up as a **2-bit input interface** using the settings shown below. There are two pushbuttons we would like to read from and two internal signals (a modification to HDL to support the DE10 board).
- ☐ When you have set up your button input component interface as in Figure 15, click **Finish**.




Figure 15: Parallel IO Configuration Panel for Pushbuttons

- ☐ Double click on the PIO component as you did for the pushbuttons. This time you will configure this component as the LEDs: a **9 bit, output interface**. There are 10 LEDs. However, only nine of them will be controlled by the NIOS.
- ☐ When you have setup your LED output component interface as in Figure 16, click **Finish**.




Figure 16: Parallel IO Configuration Panel for LED Outputs

- ☐ Again, double click on the PIO component. Configure this component as the switches: a **10 bit, input interface**.
- ☐ When you have setup your switch input component interface as in Figure 17, click **Finish**.




Figure 17: Parallel IO Configuration for Switch Input Panel

- ❑ Finally, we will add the six seven segment displays that will allow us to display text on the board. Create another PIO component, and configure it as a **7-bit output**, one for each light.
- ❑ When you have setup your seven segment display output component interface as in Figure 18, click **Finish**.




Figure 18: Parallel IO Configuration Panel for Seven-Segment Display Outputs

You have completed adding the components that make up your Platform Designer system. Next you will rename the components in the design with names that are easy to remember.

1.5: Connecting the System Components Together

- ❑ In the system contents tab, right click on **clk_0**, select rename, and type in **clk**.
- ❑ Select the **nios2_gen_2_0** component, select rename and type in **cpu**.
- ❑ Similarly, rename the rest of the components as follows:
 - **onchip_memory**
 - **jtag_uart**
 - **button**
 - **led**
 - **switch**
 - **hex0**

Double check to make sure you've selected the correct PIO before renaming. For example, the button and switch components are both inputs but with different widths, and the LED is an output. Incorrectly naming a component could lead to errors when compiling!

Renaming the components will make these components' names easy to remember and reference in future steps. When you finish, your system contents panel should look like Figure 19.

It is important that your names match these exactly, or your code may not compile!




Figure 19: System Content Connections Starting Panel

The next step consists of making the appropriate connections between the components within Platform Designer.

- ☐ Highlight the clock output coming out of the `clk` pin by clicking on the text that says `clk` above the `clk_reset` description. When first selected, it will be a gray color.
- ☐ Make connections between the `clk` component and the `clk` inputs of each of the other components by clicking on the small open circles on the lines that intersecting with the other components. You should see something like Figure 20 on the following page.




Figure 20: System Contents after Connecting the Clock

- Perform the same operation to connect the **clk_reset** from the clock component to the **reset** signals on the other components. At this stage, your design should look like Figure 21 below. (Color-coded for clarity.)




Figure 21: clk and clk_reset Connected in Platform Designer

- Connect the **cpu.data_master** to the slaves. Make the connections between the:
 - **cpu.data_master** and the **s1** connection of the **onchip_memory**

- **cpu.data_master** and the **avalon_jtag_slave** on the UART component,
 - **cpu.data_master** and the **s1** port on the button component,
 - **cpu.data_master** and the **s1** port on the switch component
 - **cpu.data_master** and the **s1** port of the led component,
 - **cpu.data_master** and the **s1** port on the hex0 component
 - **cpu.instruction_master** and the **s1** port of the onchip_memory
- ☐ **instruction_master** is by default connected to **debug_mem_slave**. Also, the **instruction_master** needs to be connected to the **onchip_memory**'s s1 port.

The **instruction_master** signal from the **cpu** component does not need to be connected to each slave component as it only needs access to memory that contains the software executable.

Figure 22 below shows the Platform Designer system with the **cpu.data_master** signal and **cpu.instruction_master** signal connected to the other components in the proper locations. (Color-coded for clarity.)




Figure 22: clk and clk_reset Connected in Platform Designer

*Make sure that the **instruction_master** signal from the **cpu** component is connected to the **s1** slave of the **onchip_memory**.*

- ☐ The next connections to make are the processor interrupt request (IRQ) signals. Make this connection as shown in Figure 23 by clicking on the empty bubble. We will use the default setting for the IRQ number.

- ☐ The UART can drive interrupts, and hence needs to be wired to the cpu processor interrupt lines.




Figure 23: System Contents After Interrupt Connections

Now that the connections are made, we need to add the other five seven-segment displays (as there are six of them in total on the board).

- ☐ Select **hex0**, right-clicking, and select **Duplicate**. Alternatively, you can click on **hex0** and press **ctrl-D** to duplicate the module.
- ☐ Once you have six of them (0-5), rename the new ones so they form the following list (pictured in Figure 24): **hex0**, **hex1**, **hex2**, **hex3**, **hex4**, **hex5**.
- ☐ In case the connections were not kept when duplicating the new PIOs, be sure to connect:
 - **clk** from the clock component to the clock signal of each hex component
 - **clk_reset** from the clock component to **reset** of the hex component
 - **cpu.data_master** from the cpu component to **s1** of each hex component
- ☐ Once you have done this for **all of the six hex PIOs**, your systems contents panel should mirror Figure 24 on the following page.

Jse	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0 clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Double-click to export</i> <i>Double-click to export</i>	exported clk_0				
<input checked="" type="checkbox"/>		cpu clk reset data_master instruction_master irq debug_reset_requ... debug_mem_slave custom_instructio...	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk] [clk] [clk] [clk]		IRQ 0	IRQ 31	
<input checked="" type="checkbox"/>		onchip_memory clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk1] [clk1]	# 0x0002_0000	0x0002_ffff		
<input checked="" type="checkbox"/>		jtag_uart clk reset avalon_jtag_slave irq	JTAG UART Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	# 0x0000_0890	0x0000_089f		
<input checked="" type="checkbox"/>		button clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> button_external_co...	clk_0 [clk] [clk] [clk]	# 0x0000_0880	0x0000_088f		
<input checked="" type="checkbox"/>		led clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> led_external_connec...	clk_0 [clk] [clk] [clk]	# 0x0000_0870	0x0000_087f		
<input checked="" type="checkbox"/>		hex0 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex0_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0850	0x0000_085f		
<input checked="" type="checkbox"/>		hex1 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex1_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0860	0x0000_086f		
<input checked="" type="checkbox"/>		hex2 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex2_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0840	0x0000_084f		
<input checked="" type="checkbox"/>		hex3 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex3_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0830	0x0000_083f		
<input checked="" type="checkbox"/>		hex4 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex4_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0820	0x0000_082f		
<input checked="" type="checkbox"/>		hex5 clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> hex5_external_conn...	clk_0 [clk] [clk] [clk]	# 0x0000_0810	0x0000_081f		
<input checked="" type="checkbox"/>		switch clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> switch_external_con	clk_0 [clk] [clk] [clk]	# 0x0000_0800	0x0000_080f		

Figure 24: System Contents after Adding All 4 Seven Segment Displays

You have now completed the internal connections for this Nios II processor based system. The next step is to make the external connections that connect the Platform Designer based system to the next higher level in the hierarchy of your FPGA design, or to FPGA device pins that connect to the PCB.

- Double click on the button, led, switch and hex0-hex5 conduit items under the export column circled in Figure 25 on the following page. This will bring these ports out of the Platform Designer component to connect to the top-level design.

Be sure the names of the components and exports match what is in Figure 25 EXACTLY, or the design may not compile at runtime.

System Contents									
System: nios_setup_v2 Path: jtag_uart									
Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tag
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0890	0x0000_0897		
		irq	Interrupt Sender	Double-click to export	[clk]				
<input checked="" type="checkbox"/>		button	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0880	0x0000_088f		
		external_connection	Conduit	button_external_co...					
<input checked="" type="checkbox"/>		led	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0870	0x0000_087f		
		external_connection	Conduit	led_external_connec...					
<input checked="" type="checkbox"/>		hex0	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0850	0x0000_085f		
		external_connection	Conduit	hex0_external_conn...					
<input checked="" type="checkbox"/>		hex1	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0860	0x0000_086f		
		external_connection	Conduit	hex1_external_conn...					
<input checked="" type="checkbox"/>		hex2	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0840	0x0000_084f		
		external_connection	Conduit	hex2_external_conn...					
<input checked="" type="checkbox"/>		hex3	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0830	0x0000_083f		
		external_connection	Conduit	hex3_external_conn...					
<input checked="" type="checkbox"/>		hex4	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0820	0x0000_082f		
		external_connection	Conduit	hex4_external_conn...					
<input checked="" type="checkbox"/>		hex5	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0810	0x0000_081f		
		external_connection	Conduit	hex5_external_conn...					
<input checked="" type="checkbox"/>		switch	PIO (Parallel I/O)						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0800	0x0000_080f		
		external_connection	Conduit	switch_external con...					

Figure 25: System Contents after Exporting PIO Switch and LED

- Next you will need to generate the base addresses for your Platform Designer system. This is achieved by using clicking on **System** → **Assign Base Addresses**.
- Save your Platform Designer system by using **File** → **Save As** and pick a name for the Platform Designer system that you will remember. Note that the lab figures call it nios_setup_v2, so to avoid confusion you may want to name your file the same. The information is saved in a .qsys file.

You should see two error messages in the Message Console of Platform Designer.

Messages		
Type	Path	Message
2 Errors		
	nios_setup_v2.nios2e	Reset slave is not specified. Please select the reset slave
	nios_setup_v2.nios2e	Exception slave is not specified. Please select the exception slave
1 Info Message		
	nios_setup_v2.switch	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Figure 26: Error Message Prior to Assigning the CPU Memory Location

These error messages have to do with the fact that the Nios2e processor doesn't know where the software code that handles resets and exceptions is located. This is a straightforward fix.

- ☐ Double click on the **cpu** component and select the **Vectors** tab.
- ☐ Set the **reset vector memory** and **exception vector memory** both to **onchip_memory.s1**.
 - Both the data master and the instruction master from the cpu need to be connected to the S1 port of the onchip memory for this to work.
 - See Figure 27 below for example.

This will set the system to execute from **onchip memory** at these respective locations upon reset or interrupt. The two errors that were shown in Figure 26 should now be resolved. If you don't have the option to select onchip_memory.s1, double check your Platform Designer connections to the on chip memory S1 port.




Figure 27: Assign Vectors in the Nios II Parameters Panel

- ☐ Save your design once again. Note that by saving, you still have not generated the files that you need for Quartus compilation or with the Eclipse SBT.
- ☐ Click on the button **Generate HDL**. A screen like Figure 28 should appear.
- ☐ Click **Generate** on the panel that appears.
- ☐ When the file generation is complete, click **Finish** to exit the Platform Designer window.




Figure 28: HDL Generation Panel

Congratulations! This completes the Platform Designer section of the lab.

Lab 2: Building the Top Level Design

The next step is binding together your Platform Designer system with Verilog code.




Figure 29: Block Diagram of hello_world_lab Design

Quartus should be open. Bring that to the front of your screen. Note that for this design there is a clock, reset, push button inputs, switch inputs, LED outputs, six HEX outputs (the seven-

segment displays), and a JTAG UART. The JTAG UART pins are hard wired into the FPGA so you don't need to add them in your Verilog source file. The 4 pins: TCLK, TDI, TMS and TDO that constitute a 4 wire JTAG interface are at a fixed location in your FPGA and they don't need to be added to your Verilog source file. Only pins that are synthesized from your RTL source code need to be specified.

- The top-level entity is in a file called **DE10_LITE_Golden_Top** if you are using a DE-10 Lite development kit. If using DE0-CV, it is called **DE0_CV_Golden_Top**.

Golden top is a naming convention that Intel FPGA often uses to designate the connections between the FPGA and all of the external components on the development board. This file is generally provided by the manufacturer of the development board, but we provide this code as part of the Quartus Archive (.qar) file for this course. You can see it by double clicking on file under the Project Navigator section.




Figure 30: Project Navigator View of Golden Top File

The code connects the pushbutton inputs to the LED outputs in software. Keep in mind that the clock, reset, push button, and LED pin names need to reflect the names for the Development Kit.

If you were wondering how to hook up the `nios_setup_v2` module yourself, you can check **`nios_setup_v2_inst.v`**, which was auto-generated from **`nios_setup_v2.qsys`** inside the `nios_setup_v2` directory of your project. Open this file and you see how to instantiate the Platform Designer system. The contents of this file are shown in Figure 31.

```

nios_setup_v2 u0 (
    .clk_clk (MAX10_CLK1_50), //clk.clk
    .led_external_connection_export (ledFromNios[9:0]), //led_external_connection.export //CHANGED TO LEDR
    .reset_reset_n (1'b1), //reset.reset_n
    .button_external_connection_export (KEY[1:0]), //button_external_connection.export
    .switch_external_connection_export (SW[9:0]), //switch_external_connection.export
    .hex0_external_connection_export (HEX0), //hex0_external_connection.export
    .hex1_external_connection_export (HEX1), //hex1_external_connection.export
    .hex2_external_connection_export (HEX2), //hex2_external_connection.export
    .hex3_external_connection_export (HEX3), //hex3_external_connection.export
    .hex4_external_connection_export (HEX4), //hex4_external_connection.export
    .hex5_external_connection_export (HEX5) //hex5_external_connection.export
);

//Uncomment the line below by deleting the "/"
assign LEDR[2] = SW[2];

//ignore what is below here

wire [9:0] ledFromNios;
assign LEDR[1:0] = ledFromNios[1:0];
assign LEDR[9:3] = ledFromNios[9:3];
assign HEX0[7] = 1'b1;
assign HEX1[7] = 1'b1;
assign HEX2[7] = 1'b1;
assign HEX3[7] = 1'b1;
assign HEX4[7] = 1'b1;
assign HEX5[7] = 1'b1;
endmodule

```

Figure 31: Contents of nios_setup_v2_inst.v

We need to specify the top-level entity of our project and add the Verilog code generated by the Platform Designer system we just created to the project.

- ☐ In the top file (DE10_LITE_Golden_Top or DE0_CV_Golden_Top.v) **uncomment line 88** by deleting the “/” at the beginning of the line.
 - By uncommenting this line, we directly drive led 2 on the board with switch 2 through the FPGA hardware. No software is required for this led to operate.
- ☐ In the Quartus main window, go to **Project** → **Add/Remove Files**.
- ☐ Add the **nios_setup_v2.qip** file. (You can also just add the nios_setup_v2.qsys file.)
 - The nios_setup_v2.qip file should be found under **nios_setup_v2** → **Synthesis** directory in your project.
 - You will need to change the filter to display **All files** if you cannot see it.

The **.qip** file contains the information for the processor system that we created in the last step. The **.v** file connects the Platform Designer system we made to the inputs and outputs of our board.

- ☐ Click **Apply** once you have added the file.

See Figure 32 for what your Add/Remove Files window should look like. (There may be an extra .sdc file in the list. This is fine.)




Figure 32: Quartus Add/Remove Files Pane

Almost there! We have pre-included and set up the pin assignments for the development kit for you so you do not have to manually set dozens of pins using the pin planner. These commands handle routing the pins and voltage levels so they can be easily transferred between projects that use the same board.

- ☐ To view the pin assignments, go to **Assignments** → **Assignment Editor**.

The screenshot shows the 'Assignment Editor' window for the project 'DE10_LITE_Golden_Top.v'. The table displays the following data:

	tatu	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
85	✓		HEX0[0]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
86	✓		HEX0[1]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
87	✓		HEX0[2]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
88	✓		HEX0[3]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
89	✓		HEX0[4]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
90	✓		HEX0[5]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
91	✓		HEX0[6]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
92	✓		HEX0[7]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
93	✓		HEX1[0]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
94	✓		HEX1[1]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
95	✓		HEX1[2]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
96	✓		HEX1[3]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
97	✓		HEX1[4]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
98	✓		HEX1[5]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
99	✓		HEX1[6]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
100	✓		HEX1[7]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
101	✓		HEX2[0]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
102	✓		HEX2[1]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
103	✓		HEX2[2]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
104	✓		HEX2[3]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
105	✓		HEX2[4]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
106	✓		HEX2[5]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
107	✓		HEX2[6]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		
108	✓		HEX2[7]	I/O Standard	3.3-V LVTTTL	Yes	DE10..._Top		

Figure 33: Quartus Assignment Editor Window

Figure 33 above is what the **Assignment Editor** window should look like. After compiling your design, the blue diamonds with question marks inside should change to show whether those pins are inputs or outputs.

Now you can compile your design which will run Analysis/Synthesis, Fitter (place and route in FPGA terminology), Assembler (generate programming image) and TimeQuest (the static timing analyzer).

- ☐ Click on the play button as shown in Figure 34.








Figure 34: Compilation Button on Quartus Toolbar

Note that some warnings and information messages come up in the bottom window. You can filter by message level. The errors are filtered with the  button, critical warnings with the  button, warnings with the  button, and informational messages with the  button. You cannot proceed if you have errors. In this case, there are only critical and standard warnings, primarily because we did not add timing constraints to this project. Due to the simplicity of this design and low frequency, it's okay to start without timing constraints. Consult other Intel FPGA online training courses for instructions on how to add timing constraints to your design.

Congratulations, your FPGA hardware design is now complete!

Now we will create software that will run on the board and take advantage of the Nios II processor that we just configured.

PART 2: SOFTWARE DESIGN

Lab 1: Creating the Software for the “Hello World” design

Should you choose to start directly in the Software Design section and skip the Hardware Design section, consult with your lab facilitator to get these two files: **nios_setup_v2.sopcinfo** and **top.sof** as if you generated them from the Hardware Design lab. You will be able to complete all subsequent steps with these two files.

The NIOS Software Build Tools for Eclipse are included as part of Quartus. These tools will help manage creation of the application software and Board Support Package (BSP).

- ☐ Launch **Tools** → **NIOS II Software Build Tools** for Eclipse. You can use the default location that Eclipse picks for you.




Figure 35: Initial Workspace Setup

- ☐ Click **OK** in the Workspace launcher. Next, the Eclipse SBT will launch.




Figure 36: Creating the Initial Project in the Eclipse SBT

- ☐ Right click in the area called Project Explorer and select **New** → **Nios II Application and BSP from Template**.

The BSP is the “Board Support Package” that contains the drivers for things like translating printf C commands to the appropriate instructions to write to the terminal.

Next you will see a panel that requests information to setup your design.

- ☐ Navigate to your working directory and click on the **.sopcinfo** file. The **.sopcinfo** file informs Eclipse on what your Platform Designer system contains.
- ☐ Click **OK**.




Figure 37: Navigating to the .sopcinfo File

- ☐ Fill in the Project name, call it **hello_world_sw**.
- ☐ Next you will be asked to pick a template design. Select the **Hello World Small**” application template. This template writes “Hello from Nios II” to the screen.
 - Make sure to pick Hello World Small and not Hello World or you will not have enough memory in your FPGA design to store the program executable.
- ☐ Click **Finish**.

We will now make some modifications to the code to display the results of the pushbuttons (KEY1-0) on LEDs 3-2.




Figure 38: Completing the Nios II Software Examples Setup Screen

- Click the right arrow next to `hello_world_sw`. It will show the contents of your project. Double-click **`hello_world_small.c`**.




Figure 39: Eclipse Window of “hello_world_small.c”

Note the command `alt_putstr` to write text to the terminal. This is part of the Hardware Abstraction Layer (HAL) set of software functions. Note that the `alt_putstr` command is used versus a standard C `printf` function because the code space is more compact using the HAL commands. Code using HAL functions without an operating system is referred to as “bare metal” programming. A complete list of these functions can be found in the Nios II Software Developer’s Handbook: <https://www.intel.com/content/www/us/en/programmable/products/processors/support.html>.

Next you need to add a library declaration, define integer `switch_datain`, and a few HAL functions to connect the LEDs to the Push Buttons.

- ☐ Drag and drop the file **DE_hello_world.c** (found in the subfolder `C_CODE`) into Eclipse Project Explorer tab under the **hello_world_small_sw** project folder.
 - If you cannot drag and drop, copy and replace the code from the `DE_hello_world.c` into the `hello_world_small.c` and skip step 11.
- ☐ Delete the pre-made **hello_world_small.c** file in your **hello_world_sw** folder in the Eclipse Project Explorer. This can be done by right clicking on **hello_world_small.c** and selecting **Delete** from the drop down menu that appears.

The code may appear somewhat cryptic, so we will now take the time to explain what the various lines do. `IORD_INTELPSG_AVALON_PIO_DATA` (Location) gets the data from the specified Location (given in the `system.h` file under the `hello_world_sw_bsp` folder) and reads it into a variable. Calling the function with two parameters, as in: `IOWR_INTELPSG_AVALON_PIO_DATA` (Location, Value) writes the numeric Value to the given Location. We are using this function to read the data from the push buttons and then write this value to LEDs.

Note the use of the variables `BUTTON_BASE` and `LED_BASE`. These variables are created by importing the information from the `.sopcinfo` file. You can find defined variables in the `system.h` file under the `hello_world_sw_bsp` project. Double click on `system.h` file and inspect the defined variable names for `BUTTON_BASE` and `LED_BASE`. These must match your `hello_world_small.c` code.

- ☐ Click the save icon.
- ☐ Now that we have written our code, click **Project** → **Build All**.
- ☐ Once the build completes, you should observe an **.elf** file (executable load file) under the **hello_world_sw** project. If the **.elf** file does not exist, the project did not build properly. Inspect the problems tab on the bottom of the Eclipse SBT and determine if there are syntax problems, correct, and rerun **Build All**. Typical problems include missing semicolons and mismatched brackets.





Figure 40: Window View of “hello_world_sw.elf”

Lab 2: Downloading the Hardware Image to the Development Kit

If you have never used the USB blaster before, you will need to follow these steps to update your USB blaster's driver software. If you have used the USB blaster before on your computer, you may skip this portion of the manual.

To work with the Max10 /Cyclone V in the context of this lab, you will need to connect a USB cable connecting the kit to a host PC. The USB blaster utilizes circuitry that formats the image into a data stream that downloads from the PC to FPGA.

To install the USB Blaster, follow these steps:

- ☐ To begin, make sure you connect your board to your computer via a USB cable. Depending on your board model, you may need to plug your board into power.
- ☐ Hit the windows key  and type **Device Manager**.
- ☐ Click on the Device Manager tile that appears.
- ☐ Navigate to the **Other Devices** section of the device manager and expand the section.




Figure 41: Device Manager Showing USB Blaster Drivers Not Installed

- ☐ Right click the USB-Blaster device and select **Update Driver Software**".
- ☐ Choose to browse your computer for driver software.




Figure 42: Selecting to Browse for Driver Software Directory

- ☐ Navigate to the path shown in Figure 42. This should be the path where you have installed Quartus on your computer.




Figure 43: Directory Containing USB Blaster Drivers

- ☐ Once you have the proper file path selected, click on **Next** and the driver for the USB Blaster should be installed.
- ☐ With the USB blaster drivers properly installed, launch the Programmer by clicking **Tools** → **Programmer**.
- ☐ Next, you need to download what is called a **.sof** file or SRAM object file. This is the programming image file that gets downloaded in the FPGA. The default location is <working_directory>/output_files.
- ☐ Right click on the first row <none> under File and click on **Change File**. Navigate to the output_files directory and select **top.sof**.
- ☐ Click **Open**.

File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP
output_files/hello...	10M50DAF48...	003DB685	003DB685	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Figure 44: Program/Configure Checkbox

- ☐ In the first row under **Program/Configure** click in the check box as shown in Figure 44 above.
- ☐ Click on **Hardware Setup**, located in the top left corner of the programmer window. In the currently selected hardware section, click on the drop-down menu and select the **USB Blaster**.




Figure 45: Programmer Progress Successful

- ☐ Click **Start**, located on the left of the programmer window. When programming is complete, the progress meter should read 100% (Successful).

Now that the FPGA is programmed the hardware is operating. However, we have not programmed the software for the NIOS CPU yet. To demonstrate the hardware is functioning, even while the NIOS processor is not, press the switch SW2 to on (towards the LEDS). You should see only one LED light up. Follow steps 15-18 below then try pressing the keys again. Note how the hardware driven LED does not need the software executable file .elf to operate.

Now it is time to download the **.elf** (software executable) into the Nios IIe processor.

- ☐ Return to the Eclipse SBT tools. Right click on **hello_world_sw** and select **Run as** → **Run Nios II Hardware**. A window should appear as shown below.
- ☐ Click on the **Target Connection** tab.
 - The connection should indicate that Eclipse has connected to the USB-blaster.
 - If the connection is not identified, you can click **Refresh Connections**.
 - You might need to stretch the window wider to see the Refresh Connections button.
- ☐ Once the connection is made to the USB-Blaster, you should observe something like Figure 44.
- ☐ Click **Run**. If the run button is grayed out but your device shows up under the connections window, you may need to select **Ignore mismatched system ID** and **Ignore mismatched system timestamp**.




Figure 46: Eclipse SBT Tools after Connection is made to the USB-Blaster

- Now you have hardware and software downloaded into your board. You should observe “Hello from Nios II!” printed on the Nios II Console tab.




Figure 47: "Hello from Nios II!" on Nios II Console Tab

- You can also test the connections between push button and LEDs. Push buttons 0-1 should now turn LEDs 0-1 on when pressed. The pushbuttons and LEDs were connected through our Platform Designer system and the C code we have running on our development kit.

KEY CONCEPTS:

- When you push buttons 0 and 1, LEDs 0 and 1 will light up. This is because of **software**.
- When you flick switch SW2, LED 2 will light up. This is because of **hardware**.

Lab 3: Using the Seven Segment Display

One of the nice things about the NiosII processor is that since we have already designed the hardware, we can now change the software without having to reprogram the FPGA. We will now program the Nios2 processor to display text on the seven segment displays and make pushbuttons speed up and slow down the text.

- ☐ Drag and drop the file named **DE_seven_segment_display.c** into the hello_world_sw project folder in Eclipse. DE_seven_segment_display.c can be found in the C_CODE subfolder in the DE10_qsys_workshop folder. **If you cannot drag and drop the file, copy and replace the code from DE_seven_segment_display.c into the .c file already present and skip the next step.**
- ☐ Remove the file **DE_hello_world.c** by right clicking on the file and selecting **Delete**.
- ☐ Right click on the hello_world_sw in the Project Explorer and click on **Clean Project**.
- ☐ When the program is finished, right click on hello_world_sw again and select **Build Project**.
- ☐ Once the build completes, the **.elf** file under the hello_world_sw project should be updated. To check, right click on the **.elf** file and go to **Properties**. The time under the “Last Modified” section should reflect the time the last build was completed.
- ☐ Right-click on the **hello_world_sw** folder in the Project Explorer on the right and select **Run as → Run Nios II Hardware**. This will run the new C program on the Nios2 processor.
- ☐ Now a prompt should appear in the console telling you to enter text. Type something like “Hello World” into the console and press **ENTER**. The text should appear on the seven-segment display.
- ☐ You can control the text in the following manner using the two push buttons:
 - Press KEY0 to perform multiple functions. The console outputs the current step.
 - Press to speed up (hold down to speed up more).
 - Press again to speed up more (hold down to speed up more).
 - Press again to go even faster (might go so fast all LEDs appear on).
 - Press again to slow down.
 - Press again to change scroll direction (to the right).
 - Press again to flip letters upside-down.
 - Press again to make the letters scroll up (or dance)
 - Press again to make the letters scroll down (or dance)
 - Press again, to clear screen
 - Press KEY1 change text. Look at the console for further instructions).

If you are fluent in C, try modifying the program to add functions for some of the other switches. When modifying, or writing your own program, the variable switch_datain is assigned the value of the switches.

LAB SUMMARY

You now have completed the hardware and software sections of this lab. This includes:

- Loading the Device Kit pin settings into Quartus.
- Using Platform Designer to build a Nios II based system.
- Instantiating the Platform Designer component into your top level design.
- Add some connections between push buttons, switches and LEDs.
- Compiling your hardware.
- Importing the Nios II based system into the Eclipse Software Build Tools.
- Building a software project.
- Modifying a software template to perform some simple IO functions.
- Compiling your software.
- Downloading the hardware image into the development kit.
- Downloading the software executable into the development kits.
- Testing the hardware.

Please visit <https://fpgauniversity.intel.com> to discover more embedded systems, NIOS, and software development trainings and reference designs from Intel and our technology partners.

List of Figures

1	Quartus Download Page	4
2	Platform Designer Development Flow	5
3	Nios II Based System Used In This Lab	6
4	DE-10 Lite	7
5	DE0-CV	7
6	Selecting Archive Name and Destination Folder for the .qar file.	8
7	Qsys/Platform Designer Main Panel	9
8	IP Catalog Tab	10
9	Nios II Gen2 Configuration Panel	10
10	Platform Designer System Contents Panel	11
11	IP Catalog Search for On-Chip Memory	11
12	On-Chip Memory Configuration Panel	12
13	System Contents with Nios II and On-Chip Memory	13
14	JTAG UART Configuration Panel	13
15	Parallel IO Configuration Panel for Pushbuttons	14
16	Parallel IO Configuration Panel for LED Outputs	15
17	Parallel IO Configuration for Switch Input Panel	15
18	Parallel IO Configuration Panel for Seven-Segment Display Outputs	16
19	System Content Connections Starting Panel	17
20	System Contents after Connecting the Clock	18
21	clk and clk_reset Connected in Platform Designer (formerly Qsys)	18
22	clk and clk_reset Connected in Platform Designer (formerly Qsys)	19
23	System Contents After Interrupt Connections	20
24	System Contents after Adding All 4 Seven Segment Displays	21
25	System Contents after Exporting PIO Switch and LED	22
26	Error Message Prior to Assigning the CPU Memory Location	22
27	Assign Vectors in the Nios II Parameters Panel	23
28	HDL Generation Panel	24
29	Block Diagram of hello_world_lab Design	24
30	Project Navigator View of Golden Top File	25
31	Contents of nios_setup_v2_inst.v	26
32	Quartus Add/Remove Files Pane	27
33	Quartus Assignment Editor Window	27
34	Compilation Button on Quartus Toolbar	28
35	Initial Workspace Setup	29
36	Creating the Initial Project in the Eclipse SBT	29
37	Navigating to the .sopcinfo File	30

38	Completing the Nios II Software Examples Setup Screen	31
39	Eclipse Window of "hello_world_small.c"	31
40	Window View of "hello_world_sw.elf"	33
41	Device Manager Showing USB Blaster Drivers Not Installed	34
42	Selecting to Browse for Driver Software Directory	34
43	Directory Containing USB Blaster Drivers	35
44	Program/Configure Checkbox	35
45	Programmer Progress Successful	36
46	Eclipse SBT Tools after Connection is made to the USB-Blaster	37
47	"Hello from Nios II!" on Nios II Console Tab	37

List of Tables

1	Resource Files	8
2	Revision Control History	42

Revision History

DATE	NAME	DESCRIPTION
05/01/2015	L. Landis	Initial release
06/02/2015	L. Landis	Added BeMicro
11/30/2015	I. Rush	Added CVE DevKit
12/02/2015	S. Meer	Consolidated sections
12/04/2015	I. Rush	Updated pinout table
03/18/2016	K. Kita	Separated lab by board
05/10/2016	J. Xia	Revised for university workshops
06/06/2016	P. Mayer	Added scrolling text
03/23/2017	A. Weinstein	USB blaster installation
04/03/2017	A. Weinstein	Added CVGX DevKit
04/18/2017	A. Weinstein	Updated .qar files
10/23/2017	D. Henderson	Port to DE10-Lite
02/15/2018	A. Joshipura	Added location where to unzip files
03/21/2018	A. Joshipura	Added switch in the manual and changed figures for it; added SW2-LED2 connection
04/02/2018	A. Joshipura	Edited functionality of seven segment display to do all functions in button 0
04/08/2018	R. Nevin	Fixed switch PIO direction, clarified guidance for “hello world small” template & instructions to import DE10LITE_hello_world.c
04/11/2018	A. Joshipura	Added a single page for different workshop links; added images of both boards and changed Qsys to Platform Designer.
04/25/2018	A. Joshipura	Added Intel logo 7 explanation on the links
07/06/2018	S. Soto	Fixed System Done code by uncommenting line 88 (for DE10-Lite) and line 172 (for DE0-CV) in golden_top.v; fixed the order of components listed in the beginning of Lab 1.5 and emphasized double checking components were named properly
07/06/2018	H. Martinez	Edited seven segment screen code; cleaned up syntax and added console text for clarity
08/22/2018	H. Martinez	Transferred from .docx to \LaTeX ; updated figure numbers and enforced cross referencing; revised minor grammar issues; formatted according to Intel branding guidelines
08/08/2019	R. Nevin	Fixed incorrect URLs and product names

Table 2: Revision Control History