

Using the SDRAM on Intel's DE1-SoC Board with VHDL Designs

#### For Quartus<sup>®</sup> Prime 18.1

### 1 Introduction

This tutorial explains how the SDRAM chip on the Intel<sup>®</sup> DE1-SoC Development and Education board can be used with a Nios<sup>®</sup> II system implemented by using the Intel Platform Designer tool. The discussion is based on the assumption that the reader has access to a DE1-SoC board and is familiar with the material in the tutorial *Introduction to the Intel Platform Designer Tool*.

The screen captures in the tutorial were obtained using the Quartus<sup>®</sup> Prime version 18.1; if other versions of the software are used, some of the images may be slightly different.

#### **Contents**:

- Example Nios II System
- The SDRAM Interface
- Using the Platform Designer tool to Generate the Nios II System
- Integration of the Nios II System into the Quartus Prime Project
- Using the Clock Signals IP Core

### 2 Background

The introductory tutorial *Introduction to the Intel Platform Designer Tool* explains how the memory in a Cyclone<sup>®</sup> series FPGA chip can be used in the context of a simple Nios II system. For practical applications it is necessary to have a much larger memory. The Intel DE1-SoC board contains an SDRAM chip that can store 64 Mbytes of data. The memory is organized as 8M x 16 bits x 4 banks. The SDRAM chip requires careful timing control. To provide access to the SDRAM chip, the Platform Designer tool implements an *SDRAM Controller* circuit. This circuit generates the signals needed to deal with the SDRAM chip.

# 3 Example Nios<sup>®</sup> II System

As an illustrative example, we will add the SDRAM to the Nios II system described in the *Introduction to the Intel Platform Designer Tool* tutorial. Figure 1 gives the block diagram of our example system.



Figure 1. Example Nios II system implemented on the DE1-SoC board.

The system realizes a trivial task. Eight toggle switches on the DE1-SoC board, SW7 - 0, are used to turn on or off the eight red LEDs, LEDR7 - 0. The switches are connected to the Nios II system by means of a parallel I/O interface configured to act as an input port. The LEDs are driven by the signals from another parallel I/O interface configured to act as an output port. To achieve the desired operation, the eight-bit pattern corresponding to the state of the switches has to be sent to the output port to activate the LEDs. This will be done by having the Nios II processor execute an application program. Continuous operation is required, such that as the switches are toggled the lights change accordingly.

The introductory tutorial showed how we can use the Platform Designer tool to design the hardware needed to implement this task, assuming that the application program which reads the state of the toggle switches and sets the red LEDs accordingly is loaded into a memory block in the FPGA chip. In this tutorial, we will explain how the SDRAM chip on the DE1-SoC board can be included in the system in Figure 1, so that our application program can be run from the SDRAM rather than from the on-chip memory.

Doing this tutorial, the reader will learn about:

- Using the Platform Designer tool to include an SDRAM interface for a Nios II-based system
- Timing issues with respect to the SDRAM on the DE1-SoC board

Please note that the SDRAM interface described in this tutorial should also work when the user changes to use the ARM\* A9 Processor instead of Nios II Processor in the system.

### 4 The SDRAM Interface

The SDRAM chip on the DE1-SoC board has a capacity of 512 Mbits (64 Mbytes). Each chip is organized as 8M x 16 bits x 4 banks. The signals needed to communicate with a chip are shown in Figure 2. All of the signals, except the clock, can be provided by the SDRAM Controller that can be generated by using the Platform Designer tool. The clock signal is provided separately. It has to meet the clock-skew requirements as explained in section 7. Note that some signals are active low, which is denoted by the suffix N.



Figure 2. The SDRAM signals.

## 5 Using the Platform Designer tool to Generate the Nios<sup>®</sup> II System

Our starting point will be the Nios II system discussed in the *Introduction to the Intel Platform Designer Tool* tutorial, which we implemented in a project called *lights*. We specified the system shown in Figure 3.



Figure 3. The Nios II system defined in the introductory tutorial.

If you saved the *lights* project, then open this project in the Quartus Prime software and then open the Platform Designer tool. Otherwise, you need to create and implement the project, as explained in the introductory tutorial, to obtain the system shown in the figure.

To add the SDRAM, in the window of Figure 3 select Memory Interfaces and Controllers > SDRAM > SDRAM Controller Intel FPGA IP and click Add. A window depicted in Figure 4 appears. Set the **Data Width** parameter to **16** bits, the Row Width to **13** bits, the Column Width to **10** bits, and leave the default values for the rest. Since we will not simulate the system in this tutorial, do not select the option Include a functional memory model in the system testbench.

SDRAM Controller Intel FPGA IP - ne	w_sdram_controller_0	×				
SDRAM Controller Intel FPGA IP - new SDRAM Controller Int SDRAM Controller Int altera_avalon_rew_sdram_control Block Diagram Show signals   Block Diagram Controller_0 Cl	W_sdram_controller_0 tel FPGA IP er  Memory Profile Timing  Data Width Bits: 16 ~  Achitecture Chip select: 1 ~ Banks: 4 ~  Address Width Row: 13 Column: 10  Generic Memory model (simulation only)  Include a functional memory model in the system testbench	Documentation      Presets      Project      Cick New to create a preset.      Ubrary      Four SDR 100 8MB yte x16 chips      Micron MT8LSDT164HG module      single Alliance AS4-CLM1651 10 chip      single Alliance AS4-CLM1651 10 chip      single Micron MT48LC2M3282 7 chip      single Micron MT48LC2M3282 7 chip      single Micron MT48LC2M3282 7 chip      single NiCD 4564163 A80 chip 64Mb x				
	Memory Size = 64 MBytes 33554432 x 16 512 MBits	Apply Update Delete				
Info: new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.						
		Cancel Finish				

Figure 4. Add the SDRAM Controller.

Select the *Timing* tab to get to the window in Figure 5. Configure the SDRAM timing parameters by setting **Issue one** refresh command every to 7.8125 microseconds, **Duration of precharge command (t\_rp)** to 15.0 nanoseconds, **ACTIVE to READ or WRITE delay (t\_rcd)** to 15.0 nanoseconds, and **Access time (t\_ac)** to 5.4 nanoseconds. Click Finish.

SDRAM Controller Intel FPGA IP - n  SDRAM Controller In  SDRAM Controller In  altera_avalon_new_sdram_control	ew_sdram_controller_0 tel FPGA IP <sup>ller</sup>		X Documentation
Block Diagram     Show signals     new_sdram_controller_0     clk elock     reset     s1     avalon     wire     cenduit     ra_avalon_new_sdram_controller	Memory Profile         Timing           CAS latency cycles:	0 1 0 2 100.0 15.0 14.0 0 1 14.0 10 10 10 10 10 10 10 10 10 1	Project Project Click New to create a preset. Library Four SDR 100 8MByte x15 chips Micron MT8LSD71664HG module single Aliance AS4LC2IM501 0 chip single Aliance AS4LC2IM501 0 chip single Aliance AS4LC2IM501 0 chip single Micron MT48LC4V3282 7 chip single Micron MT48LC4V3282 7 chip single NEC D4564163 A80 chip 64Mb ; sis sis sis sis sis sis sis sis sis si
Info: new_sdram_controller_0: SDRAM	Controller will only be supported in Quartus Prime S	Standard Edition in th	Apply Update Delete

Figure 5. SDRAM Timings

Now, in the window of Figure 3, there will be an **sdram controller** module added to the design. Rename this module to *sdram*. Connect the SDRAM to the rest of the system in the same manner as the on-chip memory, and export the SDRAM wire port. Double-click on the Base Address of the *sdram* and enter the value 0x08000000 to produce the assignment shown in Figure 6.



Figure 6. The expanded Nios II system.

To make use of the SDRAM, we need to configure the reset vector and exception vector of the Nios II processor. Right-click on the nios2\_processor and then select Edit to reach the window in Figure 7. Select sdram to be the memory device for both reset vector and exception vector, as shown in the figure. Click Finish to return to the System Contents tab and regenerate the system.

Mogutor	Nios II (Classic) Pr altera_nios2_qsys	rocessor	I and MPU Cottings TAC Dobus M	Documentati	ion	
	Caches and Memory I		IO and MPO Setungs DTAG Debug Mo	ouie		
۲ ۱	Select a Nios II Core Nios II Core:	● Nios II/e ○ Nios II/s ○ Nios II/f				
4		Nios II/e	Nios II/s	Nios II/f		
Nios II Selector Guide		RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Prediction		
	Memory Usage (e.g Stratix IV)	Two M9Ks (or equiv.)	Two M9Ks + cache	Three M9Ks + cache		
	Hardware Arithmetic Opera Hardware multiplication type:     Hardware divide	tion Embedded Multipliers 🗸				
	Reset Vector					
	Reset vector memory:	sdram.s1	$\sim$			
	Reset vector offset:	0x0000000				
	Reset vector:	0x0800000				
	Exception Vector					
	Exception vector memory:	sdram.s1	~			
	Exception vector offset:	0x0000020				
		000000000				
	Exception vector:	0x0800020				
$\langle \rangle$	Exception vector:     MMU and MPU	0x06000020			~	
< >	Exception vector:      MMU and MPU      ming: nios2_qsys_0: Nios II Classie	c cores are no longer recommended f	or new projects		~	

Figure 7. Define the reset vector and the exception vector.

The Platform Designer tool generates an HDL file for the system, which can then be instantiated in a VHDL file. The augmented VHDL entity generated by the Platform Designer tool is in the file *nios\_system.vhd* in the nios\_system/synthesis directory of the project. Figure 8 depicts the portion of the code that defines the input and output signals for the entity *nios\_system*. As in our initial system that we developed in the introductory tutorial, the 8-bit vector that is the input to the parallel port *Switches* is called *switches\_export*. The 8-bit output vector is called *leds\_export*. The clock and reset signals are called *clk\_clk* and *reset\_reset\_n*, respectively. A new entity, called *sdram*, is included. It involves the signals indicated in Figure 2. For example, the address lines are referred to as the **output** vector *sdram\_wire\_addr[12:0]*. The data lines are referred to as the **inout** vector *sdram\_wire\_dq[15:0]*. This is a vector of the **inout** type because the data lines are bidirectional.

module nios	s_syster	n (			
input	t wire		clk_clk,	11	clk.clk
input	t wire		reset_reset_n,	11	reset.reset_n
input	t wire	[7:0]	switches_export,	11	switches.export
outpu	at wire	[7:0]	leds_export,	11	leds.export
outpu	ut wire	[12:0]	sdram_wire_addr,	11	sdram_wire.addr
outpu	at wire	[1:0]	sdram_wire_ba,	11	.ba
outpu	at wire		sdram_wire_cas_n,	11	.cas_n
outpu	ut wire		sdram_wire_cke,	11	.cke
outpu	ut wire		<pre>sdram_wire_cs_n,</pre>	11	.cs_n
inout	t wire	[15:0]	sdram_wire_dq,	11	.dq
outpu	at wire	[1:0]	sdram_wire_dqm,	11	.dqm
outpu	ut wire		<pre>sdram_wire_ras_n,</pre>	11	.ras_n
outpu	ut wire		sdram_wire_we_n	11	.we_n
);					

Figure 8. A part of the generated VHDL entity.

## 6 Integration of the Nios<sup>®</sup> II System into the Quartus<sup>®</sup> Prime Project

Now, we have to instantiate the expanded Nios II system in the top-level VHDL entity, as we have done in the tutorial *Introduction to the Intel Platform Designer Tool*. The entity is named *lights*, because this is the name of the top-level design entity in our Quartus Prime project.

A first attempt at creating the new entity is presented in Figure 9. The input and output ports of the entity use the pin names for the 50-MHz clock, *CLOCK\_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and red LEDs, *LEDR*, as used in our original design. They also use the pin names *DRAM\_CLK*, *DRAM\_CKE*, *DRAM\_ADDR*, *DRAM\_BA*, *DRAM\_CS\_N*, *DRAM\_CAS\_N*, *DRAM\_RAS\_N*, *DRAM\_WE\_N*, *DRAM\_DQ*, *DRAM\_UDQM*, and *DRAM\_LDQM*, which correspond to the SDRAM signals indicated in Figure 2. These names are the standard ones included in the file called *DE1\_SoC.qsf*, which can be found on Intel's DE1-SoC web page at https://www.altera.com/support/training/university/de1-soc.html

Finally, note that we tried an obvious approach of using the 50-MHz system clock, *CLOCK\_50*, as the clock signal, *DRAM\_CLK*, for the SDRAM chip. This is specified by the last assignment statement in the code. This approach leads to a potential timing problem caused by the clock skew on the DE1-SoC board, which can be fixed as explained in section 7.

- -- Inputs: SW7–0 are parallel port inputs to the Nios II system.
- -- CLOCK\_50 is the system clock.
- -- KEY0 is the active-low system reset.
- -- Outputs: LEDR7–0 are parallel port outputs from the Nios II system.
- -- SDRAM ports correspond to the signals in Figure 2; their names are those
- -- used in the DE1-SoC User Manual.

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

USE ieee.std\_logic\_arith.all;

USE ieee.std\_logic\_unsigned.all;

ENTITY lights IS

PORT (

SW : IN STD\_LOGIC\_VECTOR(7 DOWNTO 0); KEY : IN STD\_LOGIC\_VECTOR(0 DOWNTO 0); CLOCK\_50 : IN STD\_LOGIC; LEDR : OUT STD\_LOGIC\_VECTOR(7 DOWNTO 0); DRAM\_DQ : INOUT STD\_LOGIC\_VECTOR (15 DOWNTO 0); DRAM\_ADDR : OUT STD\_LOGIC\_VECTOR (12 DOWNTO 0); DRAM\_BA : OUT STD\_LOGIC\_VECTOR (1 DOWNTO 0); DRAM\_BA : OUT STD\_LOGIC\_VECTOR (1 DOWNTO 0); DRAM\_CAS\_N, DRAM\_RAS\_N, DRAM\_CLK : OUT STD\_LOGIC; DRAM\_CKE, DRAM\_CS\_N, DRAM\_WE\_N : OUT STD\_LOGIC; DRAM\_UDQM, DRAM\_LDQM: OUT STD\_LOGIC);

END lights;

ARCHITECTURE Structure OF lights IS

COMPONENT nios\_system

PORT (

clk\_clk : IN STD\_LOGIC; reset\_reset\_n : IN STD\_LOGIC; leds\_export : OUT STD\_LOGIC\_VECTOR(7 DOWNTO 0); switches\_export : IN STD\_LOGIC\_VECTOR(7 DOWNTO 0); sdram\_wire\_addr : OUT STD\_LOGIC\_VECTOR(12 DOWNTO 0); sdram\_wire\_ba : OUT STD\_LOGIC\_VECTOR(1 DOWNTO 0); sdram\_wire\_cas\_n : OUT STD\_LOGIC; sdram\_wire\_cke : OUT STD\_LOGIC; sdram\_wire\_cs\_n : OUT STD\_LOGIC; sdram\_wire\_dq : INOUT STD\_LOGIC\_VECTOR(15 DOWNTO 0);

... continued in Part b

Figure 9. A first attempt at instantiating the expanded Nios II system. (Part a)

```
sdram_wire_dqm : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          sdram_wire_ras_n : OUT STD_LOGIC;
          sdram_wire_we_n : OUT STD_LOGIC);
  END COMPONENT;
BEGIN
-- Instantiate the Nios II system entity generated by the Platform Designer tool.
  NiosII: nios_system
     PORT MAP (
          clk_clk \Rightarrow CLOCK_50,
          reset_reset_n \Rightarrow KEY(0),
          leds_export => LEDR,
          switches export => SW,
          sdram_wire_addr => DRAM_ADDR,
          sdram wire ba => DRAM BA,
          sdram wire cas n \Rightarrow DRAM CAS N,
          sdram_wire_cke => DRAM_CKE,
          sdram_wire_cs_n => DRAM_CS_N,
          sdram_wire_dq => DRAM_DQ,
          sdram_wire_dqm(1) \Rightarrow DRAM_UDQM,
          sdram_wire_dqm(0) => DRAM_LDQM,
          sdram_wire_ras_n => DRAM_RAS_N,
          sdram_wire_we_n => DRAM_WE_N );
     DRAM CLK <= CLOCK 50;
END Structure;
```

Figure 9. A first attempt at instantiating the expanded Nios II system. (Part *b*).

As an experiment, you can enter the code in Figure 9 into a file called *lights.vhd*. Add this file and all the *nios\_system.qip* file produced by the Platform Designer tool to your Quartus Prime project. Compile the code and download the design into the Cyclone V FPGA on the DE1-SoC board. Use the application program from the tutorial *Introduction to the Intel Platform Designer Tool*, which is shown in Figure 10.

.equ	Switches, 0x00002010				
.equ	LEDs, 0x00002000				
.global	_start				
_start:					
	movia	r2, Switches			
	movia	r3, LEDs			
loop:	ldbio	r4, 0(r2)			
	stbio	r4, 0(r3)			
	br	loop			

Figure 10. Assembly language code to control the lights.

Use the Intel FPGA Monitor Program, which is described in the tutorial *Intel FPGA Monitor Program Tutorial*, to assemble, download, and run this application program. If successful, the lights on the DE1-SoC board will respond to the operation of the toggle switches.

Due to the clock skew problem mentioned above, the Nios II processor may be unable to properly access the SDRAM chip. A possible indication of this may be given by the Intel FPGA Monitor Program, which may display the message depicted in Figure 11. To solve the problem, it is necessary to modify the design as indicated in the next section.

Info & Errors
Using cable "DE-SoC [USB-1]", device 2, instance 0x00
Resetting and pausing target processor: OK
Initializing CPU cache (if present)
ok
Downloading 08000000 ( 0%)
Downloaded 1KB in 0.0s
Verifying 08000000 ( 0%)
Verify failed between address 0x8000000 and 0x800001B
Leaving target processor paused
Possible causes for the SREC verification failure:
1. Not enough memory in your Nios II system to contain the SREC file.
2. The locations in your SREC file do not correspond to a memory device.
3. You may need a properly configured PLL to access the SDRAM or Flash memory.

Figure 11. Error message in the Intel FPGA Monitor Program that may be due to the SDRAM clock skew problem.

## 7 Using the Clock Signals IP Core

The clock skew depends on physical characteristics of the DE1-SoC board. For proper operation of the SDRAM chip, it is necessary that its clock signal, *DRAM\_CLK*, leads the Nios II system clock, *CLOCK\_50*, by 3 nanoseconds. This can be accomplished by using a *phase-locked loop (PLL)* circuit which can be manually created using the *IP* 

*Catalog*. It can also be created automatically using the Clock Signals IP core provided by the Intel FPGA University Program. We will use the latter method in this tutorial.

To add the Clock Signals IP core, in the Platform Designer tool window of Figure 5 select University Program > Clock > System and SDRAM Clocks for DE-Series Boards and click Add. A window depicted in Figure 12 appears. Select DE1-SoC from the DE Board drop-down list. Click Finish to return to the window in Figure 5.

System and SDRAM Clocks for DE-series Boards - sys_sdram_pll_0 X							
System and SDRAM Clock Boards altera_up_avalon_sys_sdram_pil	s	for DE-series		<u>D</u> ocume	ntation		
🔻 Block Diagram		<ul> <li>Settings</li> </ul>					
Show signals		Reference dock:	50.0		MHz		
		Desired System clock:	50.0		MHz		
sys_sdram_pll_0		DE-Series Board:	DE1-S	oC	~		
ref_cik clock clock sdram_cik ref_reset clock reset source altera_up_avalon_sys_sdram_pil							
Info: sys_sdram_pll_0: Refclk Freq: 50.0							
			С	ancel	Finish		

Figure 12. Clock Signals IP Core

Remove the system clock component  $clk_0$ . All other IP cores (including the SDRAM) should be adjusted to use the  $sys_clk$  output of the Clock Signal core. Rename the Clock Signal core to clocks and export the  $sdram_clk$  signal under the name  $sdram_clk$ , the  $ref_clk$  signal under the name clk, and  $ref_reset$  signal under the name reset. The final system is shown in Figure 13. Click on Generate > Generate HDL... and regenerate the system.



Figure 13. The final Nios II system.

Next, we have to fix the top-level VHDL entity, given in Figure 9, to instantiate the Nios II system with the Clock Signals core included. The desired code is shown in Figure 14. The SDRAM clock signal *sdram\_clk* generated by the Clock Signals core connects to the pin *DRAM\_CLK*. Note that the *sys\_clk* signal is not connected since it is for internal use only.

- -- Inputs: SW7–0 are parallel port inputs to the Nios II system.
- -- CLOCK\_50 is the system clock.
- -- KEY0 is the active-low system reset.
- -- Outputs: LEDR7–0 are parallel port outputs from the Nios II system.
- -- SDRAM ports correspond to the signals in Figure 2; their names are those
- -- used in the DE1-SoC User Manual.

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

USE ieee.std\_logic\_arith.all;

USE ieee.std\_logic\_unsigned.all;

ENTITY lights IS

PORT (

SW : IN STD\_LOGIC\_VECTOR(7 DOWNTO 0); KEY : IN STD\_LOGIC\_VECTOR(0 DOWNTO 0); CLOCK\_50 : IN STD\_LOGIC; LEDR : OUT STD\_LOGIC\_VECTOR(7 DOWNTO 0); DRAM\_DQ : INOUT STD\_LOGIC\_VECTOR (15 DOWNTO 0); DRAM\_ADDR : OUT STD\_LOGIC\_VECTOR (12 DOWNTO 0); DRAM\_BA : OUT STD\_LOGIC\_VECTOR (1 DOWNTO 0); DRAM\_BA : OUT STD\_LOGIC\_VECTOR (1 DOWNTO 0); DRAM\_CAS\_N, DRAM\_RAS\_N, DRAM\_CLK : OUT STD\_LOGIC; DRAM\_CKE, DRAM\_CS\_N, DRAM\_WE\_N : OUT STD\_LOGIC; DRAM\_UDQM, DRAM\_LDQM : OUT STD\_LOGIC);

#### END lights;

ARCHITECTURE Structure OF lights IS

COMPONENT nios\_system

PORT (

clk\_clk : IN STD\_LOGIC; reset\_reset : IN STD\_LOGIC; sdram\_clk\_clk : OUT STD\_LOGIC; leds\_export : OUT STD\_LOGIC\_VECTOR(7 DOWNTO 0); switches\_export : IN STD\_LOGIC\_VECTOR(7 DOWNTO 0); sdram\_wire\_addr : OUT STD\_LOGIC\_VECTOR(12 DOWNTO 0); sdram\_wire\_ba : OUT STD\_LOGIC\_VECTOR(1 DOWNTO 0); sdram\_wire\_cas\_n : OUT STD\_LOGIC; sdram\_wire\_cke : OUT STD\_LOGIC; sdram\_wire\_cs\_n : OUT STD\_LOGIC; sdram\_wire\_dq : INOUT STD\_LOGIC\_VECTOR(15 DOWNTO 0);

... continued in Part b

Figure 14. Proper instantiation of the expanded Nios II system. (Part a).

```
sdram_wire_dqm : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          sdram_wire_ras_n : OUT STD_LOGIC;
          sdram_wire_we_n : OUT STD_LOGIC);
  END COMPONENT;
BEGIN
-- Instantiate the Nios II system entity generated by the Platform Designer tool.
  NiosII: nios_system
     PORT MAP (
          clk_clk \Rightarrow CLOCK_50,
          reset_reset => NOT KEY(0),
          sdram_clk_clk => DRAM_CLK,
          leds export \Rightarrow LEDR,
          switches_export => SW,
          sdram wire addr => DRAM ADDR,
          sdram_wire_ba => DRAM_BA,
          sdram_wire_cas_n => DRAM_CAS_N,
          sdram_wire_cke => DRAM_CKE,
          sdram_wire_cs_n => DRAM_CS_N,
          sdram_wire_dq => DRAM_DQ,
          sdram_wire_dqm(1) => DRAM_UDQM,
          sdram_wire_dqm(0) \Rightarrow DRAM_LDQM,
          sdram_wire_ras_n => DRAM_RAS_N,
          sdram_wire_we_n => DRAM_WE_N );
END Structure:
```

Figure 14. Proper instantiation of the expanded Nios II system. (Part b).

Compile the code and download the design into the Cyclone V FPGA on the DE1-SoC board. Use the application program in Figure 10 to test the circuit.

Copyright © Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Avalon, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.