

Using Triple-Speed Ethernet on DE4 Boards

For Quartus[®] Prime 18.1

1 Introduction

This tutorial provides a basic introduction to the usage of Triple-Speed Ethernet on Intel's DE4 boards. It first demonstrates how to build a system with the Triple-Speed IP Core using Platform Designer software and then shows how to run an application program. The discussion assumes that the reader has a basic knowledge of Verilog hardware description language and is familiar with the Quartus[®] Prime software and the Intel[®] Platform Designer tool.

The screen captures in the tutorial were obtained using the Quartus Prime version 18.1; if other versions are used, some of the images may be slightly different.

Contents:

- Background
- Implementing a Triple-Speed Ethernet System
- Application Program for the Ethernet System
- Concluding Remarks

2 Background

Ethernet is a relatively inexpensive, reasonably fast and very popular Local Area Network (LAN) technology. When first deployed in the 1980s, it supported a maximum theoretical data rate of 10 megabits per second (Mbps). Later, Fast Ethernet extended the performance up to 100 Mbps and Gigabit Ethernet up to 1000 Mbps. Although products are not yet available to the average users, 10/100 Gigabit Ethernet (10000/100000 Mbps) are the latest published high-speed Ethernet standards.

Ethernet operates across two layers of the Open Systems Interconnect (OSI) model: the Data Link layer and the Physical layer as shown in Figure ??. The model provides a reference to which Ethernet can be related, but Ethernet is actually implemented in the lower half of the Data Link layer, which is known as the Media Access Control (MAC) sublayer, and the Physical layer only. The MAC sublayer has the responsibility for data encapsulation including frame assembly before transmission and frame parsing upon reception of a frame. The MAC also controls the initiation of frame transmission and recovery from transmission failure due to collisions. The upper half of the Data Link layer is called the Logical Link Control (LLC) sublayer. It handles the communication between the upper layers and the lower layers, the MAC sublayer in this case. Unlike the MAC sublayer, the LLC sublayer is implemented in software, and its implementation is independent of the physical equipment. In a computer, the LLC can be considered as the driver software for the Network Interface Card (NIC).




Figure 1. The block diagram that shows Ethernet standard inside the OSI model.

The DE4 board provides Ethernet support via the Marvell* 88E1111 Ethernet PHY chip, which is a physical layer device integrated with a 10/100/1000 Mbps Ethernet transceiver. To communicate with this chip, an Intel IP Core called Triple-Speed Ethernet can be used. This IP Core provides the features of a 10/100/1000-Mbps Ethernet Media Access Controller.

3 Implementing a Triple-Speed Ethernet System

This section describes how to implement the Triple-Speed Ethernet system shown in Figure ??. To start, create a new Quartus Prime project named *tse_tutorial* in a new directory of the same name. Select the Stratix[®] IV GX device **EP4SGX230KF40C2** or **EP4SGX530KH40C2**, which is the FPGA on the DE4 board.




Figure 2. The block diagram of the Triple-Speed Ethernet system.

3.1 Creating the Nios[®] System

Most of the Triple-Speed Ethernet system can be built as a subsystem using the Platform Designer tool. The block diagram of this subsystem is shown in Figure **??**.




Figure 3. The block diagram of the Platform Designer subsystem.

This subsystem takes a clock signal and an active-low reset signal as inputs, and communicates with the external PHY chip through a chosen interface. There is a Nios II processor to run application programs, a JTAG* UART component to support communication between the processor and the host computer, and a Triple-Speed Ethernet IP Core to implement the MAC sublayer and a partial Physical layer when needed based on the interface type. The two SGDMA controllers are used for the transmit and receive functions of the core. The on-chip memory is used for the program code, data, as well as descriptors for the SGDMA controllers. Note that the example system of this tutorial uses on-chip memory to simplify the system. For a larger system, it is better to use the DDR2 memory to have a larger memory for application programs.

To design the desired system, you should use the Platform Designer tool to add the components mentioned above and make necessary connections between them. You may want to rename the components as well to make the names more descriptive. Perform the following steps:

1. Select **Tools > Platform Designer** to open the Platform Designer tool, and then save the file as *nios_system.qsys*.

- 2. Double-click on the clock source *clk*_0 and change the **Clock frequency** to 100000000 Hz (100MHz). Then, right-click on *clk*_0 and rename it as *sys_clk*.
- 3. Add a Nios II processor. The Nios II processor is used to run application programs that handle the data sent to or received from the Triple-Speed Ethernet IP Core.
 - Select Processors and Peripherals > Embedded Processors > Nios II (Classic) Processor and click Add.
 - Choose Nios II/s, which is the standard version of the processor.
 - Click Finish to add the Nios II processor to the design, and rename it as *nios2*.
 - Click on the **Clock** column and select *sys_clk* as the clock input to the processor, as shown in Figure ??.

There may be some error messages at the bottom of the screen, because some parameters have not been specified yet. Ignore these messages as we will provide the necessary parameters later.




Figure 4. Select sys_clk as the clock input of the processor.

- 4. Add an on-chip memory, which will be used as the main memory to store programs and data for the processor. Any data received from the Triple-Speed Ethernet IP Core will be stored in this memory as well.
 - Select Basic Functions > On Chip Memory > On-chip Memory(RAM or ROM) Intel FPGA IP and click Add.
 - Set the Total Memory Size to 307200 bytes (300 KBytes), as shown in Figure ??.
 - Do not change the other default settings.
 - Click **Finish** and rename the on-chip memory as *main_memory*.
 - Select *sys_clk* as its clock input and connect its *s*1 slave port to both the *data_master* and *instruc-tion_master* of the processor.

👗 On-Chip Mem	nory (RAM or ROM) Intel FPGA IP - onchip_memory2_0
	Chip Memory (RAM or ROM) Intel FPGA IP valon_ondip_memory2
 Block Diagram 	-{
Show signals	Memory type
Show signals	Type: RAM (Writable) 🗸
	Dual-port access
onchip_mer	η
clk1	Single dock operation
clock	Read During Write Mode:
s1 avalon	Block type: AUTO 🗸
reset1 reset	
altera_avalon_ono	size
	Enable different width for Dual-port access
	Slave S1 Data width: 32 🗸
	Total memory size: 307200 bytes
	Minimize memory block usage (may impact fmax)
	* Read latency
	Slave s1 Latency: 1 V
	Slave s2 Latency: 1 ~
	* ROM/RAM Memory Protection
	Reset Request: Enabled ~
	* ECC Parameter
	Extend the data width to support ECC bits: Disabled \checkmark
	Memory initialization
	Initialize memory content
	Enable non-default initialization file
	Type the filename (e.g: my_ram.hex) or select the hex file using the file browser button.
	User created initialization file:
	Enable Partial Reconfiguration Initialization Mode
	Enable In-System Memory Content Editor feature
	Instance ID: NONE
. >	Memory will be initialized from nios_system_onchip_memory2_0.hex
	Л
	Cancel Finis
	Cancel Finis

Figure 5. Settings for the on-chip memory.

- 5. Add a JTAG UART component. With the JTAG UART component, the Nios II processor is able to send data to the host computer, such as information that needs to be printed out to the terminal in the application program.
 - Select Interface Protocols > Serial > JTAG UART Intel FPGA IP and click Add.
 - Do not change the default settings.
 - Click **Finish** and rename it as *jtag_uart*.
 - Select *sys_clk* as its clock input and connect its *avalon_jtag_slave* port to the *data_master* port of the processor.
 - In the **IRQ** column, connect the interrupt sender port from the *Interrupt Sender* slave port to the *interrupt receiver* port of the processor and set the IRQ number to be 0.
- 6. Add a Triple-Speed Ethernet IP Core. It works as a Media Access Controller, which along with the Nios II processor and the external PHY chip are the key components of the Triple-Speed Ethernet system. For detailed information about this IP Core, refer to the *Triple-Speed Ethernet MegaCore Function User Guide*.

- Select Interface Protocols > Ethernet > 1G Multi-rate Ethernet > Triple-Speed Ethernet Intel FPGA IP.
- Change the core variation to be 10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII PCS, and select LVDS I/O as the transceiver type.
- Go to the **PCS/Transceiver Options** tab, check the option **Enable SGMII bridge** and set **PHY ID (32 bit)** to 0x00000010.
- Back to the MAC Options tab, select the following options: Enable MAC 10/100 half duplex support, Include statistics counters, Align packet headers to 32-bit boundary, Enable magic packet detection, and Include MDIO module (MDC/MDIO), as shown in Figure ??.
- Click **Finish** and rename it as *tse*.
- Select *sys_clk* as clock input for *receive_clock_connection*, *transmit_clock_connection* as well as *control_port_clock_connection*.
- Connect its *control_port* slave port to the *data_master* port of the processor.
- Export its *mac_mdio_connection*, *pcs_ref_clk_clock_connection*, and *serial_connection* by double-clicking on the **Export** column.

👗 Ti	iple-Speed Ethernet Intel FPGA IP - eth_tse_0		×
MegaCo	Triple-Speed Ethernet Intel FPGA IP altera_eth_tse	Documentation Generate Example Desig	n
	FIFO Options Timestamp Options Core Configurations Enable MAC 10/100 half duplex support Enable local loopback on MII/GMII/RGMII* Enable supplemental MAC unicast addresses Include statistics counters Enable 64-bit statistics byte counters Include multicast hashtable Align packet headers to 32-bit boundary Enable full-duplex flow control Enable WLAN detection Enable magic packet detection MIDIO Module Include MDIO module (MDC/MDIO) Host clock divisor:	PCS/Transceiver Octions MAC Options	^ :
•		Cancel	v

Figure 6. Settings for the Triple-Speed Ethernet IP Core.

- 7. Add an SGDMA controller for receive operation. This controller will be set to transfer data from a streaming interface to a memory-mapped interface, so that data can be transferred from the Triple-Speed Ethernet IP Core to the on-chip memory. The controller will interrupt the processor whenever it finishes the data transfer.
 - Select Basic Functions > DMA > Scatter-Gather DMA Controller Intel FPGA IP.
 - Select Stream To Memory as the transfer mode and 6 as the sink error width, as shown in Figure ??.
 - Click **Finish** and rename it as *sgdma_rx*.
 - Select sys_clk as its clock input and connect its csr slave port to the data_master port of the processor.
 - Connect its *m_write* master port to the *s*1 port of the **main_memory** and its *in* streaming sink to the *receive* streaming source of the **tse** component.
 - In the **IRQ** column, connect the interrupt sender port from the *Interrupt Sender* slave port to the *Interrupt Receiver* port of the processor and set the IRQ number to be 1.

Scatter-Gather DMA Controller Intel FPGA IP - sgdma	-	×
MegaCore altera_avalon_sgdma		<u>D</u> ocumentation
Block Diagram Show signals clk clock reset reset avalon in avalon_streaming avalon_streaming		4
Info: sgdma_0: Scatter-Gather DMA Controller will only be support of the suppo	ported in Quartus Prime Standard Edition in the fu	iture release.
		Cancel Finish

Figure 7. Settings for the SGDMA controller.

- 8. Add another SGDMA controller for transmit operation. This controller governs the reading of data from the on-chip memory *main_memory* and sending it to the Triple-Speed Ethernet IP Core.
 - Select Basic Functions > DMA > Scatter-Gather DMA Controller Intel FPGA IP.
 - As depicted in Figure ??, select **Memory To Stream** as the transfer mode and **1** as the source error width.
 - Click **Finish** and rename it as *sgdma_tx*.
 - Select sys_clk as its clock input and connect its csr slave port to the data_master port of the processor.

- Connect its *m_read* master port to the *s*1 port of the **main_memory** and its *out* streaming source to the *transmit* streaming sink of the **tse** component.
- In the **IRQ** column, connect its *Interrupt Sender* to the *Interrupt Receiver* of the processor and set the IRQ number to be 2.

Scatter-Gather DMA Controller Intel FPGA IP - sgdma_0		×
Scatter-Gather DMA Controller Intel altera_avalon_sgdma	FPGA IP	Documentation
Block Diagram Show signals clk clck clck	Enable bursting on descriptor read maste Allow unaligned transfers Enable burst transfers Read burstcount signal width: Write burstcount signal width: Avalon MM data master byte reorder mode: Data and error widths Data width: Source error width: Sink error width: FIFO depth	Memory To Stream v r 4 4 4 No Reordering v 32 v 1 0 64
Info: sgdma_0: Scatter-Gather DMA Controller will only be supported	L	release.

Figure 8. Settings for the other SGDMA controller.

- Add another on-chip memory. Unlike the *main_memory* part, this on-chip memory is used to store only the descriptors of the SGDMA controllers.
 - Select Basic Functions > On Chip Memory > On-chip Memory(RAM or ROM) Intel FPGA IP and click Add.
 - Leave the default settings and click Finish.
 - Rename it as *descriptor_memory* and select *sys_clk* as its clock input
 - Connect its *s*1 slave port to the *data_master* of the processor, the *descriptor_read* and the *descriptor_write* ports for both **sgdma_tx** and **sgdma_rx**. This will guarantee that this on-chip memory is accessible for the processor and the two SGDMA controllers.
- 10. Now, all the components have been added, but the system is not complete as there are several error messages displayed.
 - Click on the drop-down menu System and click Assign Base Address to auto assign base addresses for all the components.
 - Under the same menu, click **Create Global Reset Network** to connect the reset signals to form a global reset network.

• Double-click the Nios II processor *nios2* to edit its settings. Change both the reset and exception vector memory options to **main_memory.s1**, as shown in Figure **??**. Then click **Finish**. The final system is shown in Figure **??**.

Reset Vector		
Reset vector memory:	main_memory.s1	~
Reset vector offset:	0x00000000	
Reset vector:	0x00080000	
* Exception Vector		
Exception vector memory:	main_memory.s1	~
Exception vector offset:	0x0000020	
Exception vector:	0x00080020	

Figure 9. Settings for the Nios II processor.




Figure 10. Nios II system with connections.

- 11. After you have resolved all error messages, you can generate the system.
 - Select Generate > Generate HDL....
 - Uncheck the Create block symbol file (.bsf) in the Synthesis section as shown in Figure ??.
 - Click Generate on the bottom of the window.
 - When successfully completed, the generation process produces the message "Generate Completed".

👃 Generation		Х
▼ Synthesis		
Synthesis files are used to compile the	system in a Quartus project.	
Create HDL design files for synthesis:	Verilog 🗸	
Create timing and resource estim	ates for third-party EDA synthesis tools.	
Create block symbol file (.bsf)		
 Simulation 		
The simulation model contains genera	ted HDL files for the simulator, and may include simulation-only features.	
Simulation scripts for this component	vill be generated in a vendor-specific sub-directory in the specified output directory.	
	simulation scripts about how to structure your design's simulation scripts and how to use the <i>ip-setup-simulation</i> and s to compile all of the files needed for simulating all of the IP in your design.	
Create simulation model:	None 🗸	
* Output Directory		
Path:	C:/Desktop/tse_tutorial/nios_system	
<		>
	Generate Can	cel

Figure 11. Settings for Generating Platform Designer.

After the generation is completed, you can have a look at the example of how to instantiate the system you built by selecting **Generate > Instantiation Template** as shown in Figure **??**. Later you will use this template to instantiate this subsystem in your top-level module.

i can co	py the example HDL below to declare an instance of ni	os_system.			
. Langua	age: Verilog 🗸				
mple HD	DL				
nio	s_system u0 (
	.clk_clk	(<connected-to-clk_clk>),</connected-to-clk_clk>	11		clk.clk
	.reset_reset_n	(<connected-to-reset_reset_n>),</connected-to-reset_reset_n>	11		reset.reset_n
	.tse_pcs_mac_tx_clock_connection_clk	(<connected-to-tse_pcs_mac_tx_clock_connection_clk>),</connected-to-tse_pcs_mac_tx_clock_connection_clk>	11	tse_pcs_mac_tx_clock_conr	ection.clk
	.tse_pcs_mac_rx_clock_connection_clk	(<connected-to-tse_pcs_mac_rx_clock_connection_clk>),</connected-to-tse_pcs_mac_rx_clock_connection_clk>	11	tse_pcs_mac_rx_clock_conr	ection.clk
	.tse_mac_status_connection_set_10	<pre>(<connected-to-tse_mac_status_connection_set_10>),</connected-to-tse_mac_status_connection_set_10></pre>	11	tse_mac_status_conr	ection.set_10
	.tse_mac_status_connection_set_1000	(<connected-to-tse_mac_status_connection_set_1000>),</connected-to-tse_mac_status_connection_set_1000>	11		.set_1000
	.tse_mac_status_connection_eth_mode	(<connected-to-tse_mac_status_connection_eth_mode>),</connected-to-tse_mac_status_connection_eth_mode>	11		.eth_mode
	.tse_mac_status_connection_ena_10	<pre>(<connected-to-tse_mac_status_connection_ena_10>),</connected-to-tse_mac_status_connection_ena_10></pre>	11		.ena_10
	.tse_mac_rgmii_connection_rgmii_in	<pre>(<connected-to-tse_mac_rgmii_connection_rgmii_in>),</connected-to-tse_mac_rgmii_connection_rgmii_in></pre>	11	tse_mac_rgmii_conr	nection.rgmii_in
	.tse_mac_rgmii_connection_rgmii_out	<pre>(<connected-to-tse_mac_rgmii_connection_rgmii_out>),</connected-to-tse_mac_rgmii_connection_rgmii_out></pre>	11		.rgmii_ou
	.tse_mac_rgmii_connection_rx_control	(<connected-to-tse_mac_rgmii_connection_rx_control>),</connected-to-tse_mac_rgmii_connection_rx_control>	11		.rx_contr
	.tse_mac_rgmii_connection_tx_control	(<connected-to-tse_mac_rgmii_connection_tx_control>),</connected-to-tse_mac_rgmii_connection_tx_control>	11		.tx_contr
	.tse_mac_mdio_connection_mdc	<pre>(<connected-to-tse_mac_mdio_connection_mdc>),</connected-to-tse_mac_mdio_connection_mdc></pre>	11	tse_mac_mdio_conr	nection.mdc
	.tse_mac_mdio_connection_mdio_in	(<connected-to-tse_mac_mdio_connection_mdio_in>),</connected-to-tse_mac_mdio_connection_mdio_in>	11		.mdio_in
	.tse_mac_mdio_connection_mdio_out	<pre>(<connected-to-tse_mac_mdio_connection_mdio_out>),</connected-to-tse_mac_mdio_connection_mdio_out></pre>	11		.mdio_out
	.tse_mac_mdio_connection_mdio_oen	(<connected-to-tse_mac_mdio_connection_mdio_oen>)</connected-to-tse_mac_mdio_connection_mdio_oen>	11		.mdio_oen
);					

Figure 12. HDL example for the Platform Designer subsystem.

3.2 Adding Additional Modules

Besides the subsystem built using Platform Designer, you need a Phase-Locked Loop (PLL) module to generate clocks with different frequencies to make the Triple-Speed Ethernet system work properly. The PLL will take a 50 MHz input clock, and output the desired clocks. To add the PLL block, perform the following:

1. Select **Tools** > **IP** Catalog.

- 2. In the pop-up panel, select Library > Basic Functions > Clocks; PLLs and Resets > PLL > ALTPLL and click Add... button.
- 3. Choose the **Verilog** as the output file type for your design, and specify *my_pll.v* as the name of the output file as shown in Figure **??**, and click **OK**.

Save IP Variation	×
IP variation file name: C:/Desktop/tse_tutorial/my_pll.v	ОК
IP variation file type	Cancel
● Verilog	

Figure 13. The IP Catalog.

4. Under the **Parameter Settings** tab, set **What is the frequency of the inclk0 input?** to 50 MHz as shown in Figure **??**.




Figure 14. Settings for General/Mode section.

5. Under the **Output Clocks** tab, enter 100 MHz after selecting **Enter output clock frequency** as shown in Figure **??**. This will cause the PLL to output a 100-MHz clock for the system clock *sys_clk*. Click **Next** to go to the **clk_c1** section.

		About	Documentation
Parameter 2 PLL 3 Output Settings Reconfiguration Clocks k c0 clk c1 clk c2 clk c3	EDA 5 Summary		
my_pll inclk0 frequency: 50 000 MHz operation Mode: Normal locked Cik Ratio Phi (dg DC (%) oo c0 2/1 0.00 cyclone IV E	CO - Core/External Output (Able to implement the requested PLL Use this clock Clock Tap Settings © Enter output clock frequency: C Enter output clock parameters: Clock multiplication factor Clock division factor Clock phase shift	Requested Settings Act. 100.00000000 MHz 100 1 0 < 2 1 0 << Copy 1	ual Settings 0.000000
	Clock duty cycle (%) Note: The displayed internal settings of the PLL is recommended for use by advanced users only	50.00 50 Description Frimary clock VCO frequency (MHz) Modulus for M counter	Va ^ 60 12 v
		Per Clock Feasibility Indi	

Figure 15. Settings for output c0.

- 6. Select the checkbox **Use this clock** and then set the output clock frequency to 125 MHz using the same procedures as in the last step. This 125-MHz clock will serve as the reference clock for the Triple-Speed Ethernet IP Core.
- 7. Under the **Summary** tab, uncheck **my_pll_bb.v** as shown in Figure **??**, and then click **Finish** to generate the files.

5	ALTPLL	page 12 of 12]			? >
MARKET	ALIFLE				<u>About</u>
Paramet Settings		3 Output Clocks	4 EDA 5 Summa	ary	
	my_pll		generated, and a gr files. The state of e sessions.	u wish to generate. A gray checkmark indicat een checkmark indicates an optional file. Click ach checkbox is maintained in subsequent Me g-In Manager creates the selected files in the	Finish to generate the selected gaWizard Plug-In Manager
inclk0 areset	inclk0 frequency: 50.000 MHz	c0,	C:\Desktop\tse_tut		Tollowing directory.
	Operation Mode: Normal Clk Ratic Ph (dg) DC (%) 0 2/1 0.00 50.00 c1 5/2 0.00 50.00 c2 1/2 0.00 50.00 c3 1/20 0.00 50.00	C2 C3 locked	File my_pll.v my_pll.ppf my_pll.inc my_pll.cmp my_pll.bsf my_pll_inst.v my_pll_bb.v	Description Variation file PinPlanner ports PPF file AHDL Include file VHDL component declaration file Quartus Prime symbol file Instantiation template file Verilog HDL black-box file	

Figure 16. Settings for Summary tab.

8. If a pop-up box appears, click Yes to include the generated IP file in the project.

3.3 Integrating Modules into the Quartus[®] Prime Project

Next, you have to instantiate the nios_system and the PLL module within the top-level module. The complete Verilog file for top-level module is provided in the design_files folder along with this tutorial. You may notice that the signals from *tse_mac_conduit* are connected to the pins related to Ethernet1, but the MDIO signals are connected to Ethernet0 as well. This is because an extra Ethernet port is required to implement a loopback functionality to mimic the actual communication between ports for the demonstration application in the next section.

To complete the hardware design, perform the following:

1. Copy the provided Verilog code *tse_tutorial.v* to project directory.

 Select Assignments > Settings... to add the *tse_tutorial.v*, and *nios_system.qip* to the Quartus Prime project. Along with the .*qip* file for the PLL modules generated by the IP Catalog before, all the files included in the project are shown in Figure ??.

Settings - tse_tutorial				-		\times
Category:				-	Device/Boa	ard
General	Files					
Files Libraries Y IP Settings	Select the design files you want to include in directory to the project.	n the project. Click Add All to add a	ıll design	files i	n the projec	ct
IP Catalog Search Locations	<u>F</u> ile name:				<u>A</u> dd	
Design Templates				×	Add A <u>l</u> l	
 Operating Settings and Condition Voltage 	File Name	Туре	Library	Des	Remove	
Temperature	>/tse_tutorial_temp/my_pll.qip	IP Variation File (.qip)		<no< td=""><td></td><td></td></no<>		
 Compilation Process Settings Incremental Compilation 	> nios_system/synthesis/nios_system.qip tse tutorial.v	IP Variation File (.qip) Verilog HDL File		<nc <nc< td=""><td></td><td></td></nc<></nc 		
✓ EDA Tool Settings	Coc_catonal.v	Veniog hoe nie			<u>D</u> own	
Design Entry/Synthesis					<u>P</u> ropertie	!S
Simulation Board-Level						
✓ Compiler Settings						
VHDL Input						
Verilog HDL Input Default Parameters						
Timing Analyzer						
Assembler Design Assistant						
Signal Tap Logic Analyzer						
Logic Analyzer Interface						
Power Analyzer Settings SSN Analyzer						
oon may zer						
	<			>		
					1	
< >		OK Cancel	Арр	oly	Help	

Figure 17. Settings for Files included in the Project.

- 3. Select Assignments > Import Assignments... to add the necessary pin assignments for the DE4 board to your project. The pin assignment file *DE4_pin_assignments.qsf* can be found in the design_files folder.
- 4. Select **Processing > Start Compilation** to compile your project in Quartus Prime software.

4 Application Program for the Ethernet System

After building the hardware system, you can now download the circuit onto the FPGA and run an application program. A demonstration application is provided with this tutorial. The program will print what the user types in the terminal window and send the message through the Ethernet port when the user presses the **Enter** key. If at any time a message is received, the received message will be printed in the terminal window.

4.1 A C-Language Demonstration Program

The C-language source file *tse_tutorial.c* is given in the design_files folder. To help you understand the source code, some sections of the code are explained below.

At the beginning of the source code, some necessary variables are declared as global variables. As shown in Figure ??, this section of the code allocates memory to store both the transmission and received frames. Also, it performs the necessary initialization for the transmission frames. The all 1's destination address means that this frame is a broadcast frame, while the source address indicates the MAC address of the source hardware device. The length of the payload data is a fixed value of 46-character long indicated by the 0x2E under the length section. A termination character '\0' is used to determine the actual end of the message sent.

Figure 18. Allocating memory for transmission and received frames.

Pay attention to the keyword <u>_attribute_</u> shown in Figure ??. By adding <u>_attribute_</u> ((section (".descriptor_memory"))) to the end of the declaration, you tell the compiler to place certain variables into the ".descriptor_memory" section. This matches the requirement of the previous Ethernet system that the descriptors for the SGDMA controllers should be put in the memory called *descriptor_memory*. Variables without this keyword will be placed along with the program code into the other memory called the *main_memory*.

```
alt_sgdma_descriptor tx_descriptor __attribute__ ((section(".descriptor_memory")));
alt_sgdma_descriptor tx_descriptor_end __attribute__
    ((section(".descriptor_memory")));
alt_sgdma_descriptor rx_descriptor __attribute__ ((section(".descriptor_memory")));
alt_sgdma_descriptor rx_descriptor_end __attribute__
    ((section(".descriptor_memory")));
```

Figure 19. Allocating memory for descriptors in the "descriptor_memory".

In the **main** function, the initialization of the SGDMA controllers is performed first. This involves opening the SGDMA devices, setting up the interrupt routine, creating a descriptor, and setting up transfers for the descriptor. This is done by using the Application Programming Interface (API) for the SGDMA controller. For more details about how to use these API functions, refer to the chapter *Scatter-Gather DMA Controller Core* in *Embedded Peripherals IP User Guide*.

The next piece of code is the process of initializing the Triple-Speed Ethernet IP Core and the external PHY chips. This code is shown in Figure **??**. It is performing the following:

- 1. Define a pointer to the base address of the Triple-Speed Ethernet IP Core.
- 2. Give the Triple-Speed Ethernet IP Core its MAC address (0x0F02116E6001), which matches the source address of the transmission frame.
- 3. Write the PHY addresses to the IP Core for access to the specific external PHY chips using MDIO interface.
- 4. Write to register 20 of the first PHY chip, which is the PHY chip for the Ethernet 0 port, to set up the line loopback functionality. This will enable the Ethernet 0 port to send back all the frames it received.
- 5. Write to the PCS Configuration Register Space to enable SGMII mode and SGMII auto-negotiation.
- 6. Write to register 16 of the second PHY chip to enable automatic crossover for all modes. With this option turned on, you can use any Ethernet cable to connect the Ethernet ports rather than using a cross-over cable only.
- 7. Software reset the PHY chip and then wait for the reset bit to be cleared.
- 8. Finally, enable read and write transfers, Gigabit Ethernet operation, and CRC forwarding. You can write different values to this register to tell the IP Core to operate at 100 Mbps or 10 Mbps mode. For example, you can write 0x00000043 for operating at 100 Mbps and write 0x02000043 for 10 Mbps. More details can be found in *Triple-Speed Ethernet IP Core Function User Guide*.

```
// Triple-speed Ethernet IP Core base address
volatile int *tse =(int *) 0x00102000;
// Initialize the MAC address
*(tse + 3) = 0x116E6001;
*(tse + 4) = 0x0000F02;
// Specify the addresses of the PHY devices to be accessed through MDIO interface
*(tse + 0x0F) = 0x10;
*tse + 0x10 = 0x00;
// Write to register 20 of the PHY chip for Ethernet port 0 to set up line loopback
*(tse + 0xB4) = 0x4000;
// Set the PCS to operate at SGMII mode and enable SGMII auto-negotiation
*(tse + 0x94) = *(tse + 0x94) | 0x0003;
// Set PHY address for accessing the PHY chip for Ethernet port 1
*(tse + 0x10) = 0x01;
// Write to register 16 of the PHY to enable automatic crossover for all modes
*(tse + 0xB0) = *(tse + 0xB0) | 0x0060;
// Software reset the PHY chip and wait
*(tse + 0xA0) = *(tse + 0xA0) | 0x8000;
while (*(tse + 0xA0) & 0x8000)
    ;
// Enable read and write transfers, gigabit Ethernet operation, and CRC forwarding
*(tse + 2) = *(tse + 2) | 0x000004B;
```

Figure 20. Initialization Process for Triple-Speed Ethernet and external PHY chips

After you enable the read and write transfers, the Triple-Speed Ethernet IP Core will start working. Then the main loop is entered which sends data typed by the user and prints messages that are received. The last part of the code is the interrupt routine. Whenever an interrupt is raised, the interrupt routine will be executed to:

- Erase the user's current message from the screen.
- Print the received message.
- Reprint the user's message that was erased.

4.2 Running the Application Program

In this section we will use the *Intel FPGA Monitor Program*, provided by the Intel FPGA University Program for use with the DE-series boards. The Monitor Program provides a simple means for compiling, assembling and

downloading of programs onto a DE-series board. It also makes it easy for the user to perform debugging tasks. A description of this software is available in the *Intel FPGA Monitor Program* tutorial.

To run the demonstration application program above, perform the following steps:

- 1. Connect the DE4 board to the host computer and make sure it is powered on.
- 2. Create a new subdirectory named *app_software* within the *tse_tutorial* project directory. Copy the provided file *tse_tutorial.c* into this new directory.
- 3. Open the Monitor Program and create a project named *tse_tutorial* in the above directory.
- 4. Select Nios II as the architecture. Click Next.
- 5. In the window in Figure **??**, select **Custom System** as the system type and browse to find the appropriate *.sopcinfo* and *.sof* files. Click **Next**.

ecify a system	
lect a system	
<custom system=""></custom>	Documentation
Specify a system by selecting a system description (SOPCInfo) file, pre	loader and optionally a programming file (SOF).
stem details ystem description file (SOPCInfo):	
C:/tse_tutorial/nios_system.sopcinfo	Browse
FPGA programming (SOF) file:	
The SOF file represents the FPGA programming file for the hardware s used to download this programming file onto the board. Otherwise, t method (for example, by using Quartus II).	
used to download this programming file onto the board. Otherwise, t method (for example, by using Quartus II). Preloader	ystem. If it is specified here, then the Monitor Program can b
The SOF file represents the FPGA programming file for the hardware s used to download this programming file onto the board. Otherwise, t	ystem. If it is specified here, then the Monitor Program can b
The SOF file represents the FPGA programming file for the hardware s used to download this programming file onto the board. Otherwise, t method (for example, by using Quartus II). Preloader	ystem. If it is specified here, then the Monitor Program can b
The SOF file represents the FPGA programming file for the hardware s used to download this programming file onto the board. Otherwise, t method (for example, by using Quartus II). Preloader	ystem. If it is specified here, then the Monitor Program can b

Figure 21. Specifying a system.

6. In the next window select **Program with Device Driver Support** as the program type. Click **Next**.

- 7. Then add the *tse_tutorial.c* file and click **Next**.
- 8. In the window in Figure ??, if the physical connection exists between the host computer and your DE4 board, you should see **USB-Blaster** [**USB-0**] under the Host Connection drop-down list. Otherwise, you should check the connection and make sure that the USB-Blaster driver is correctly installed. Then click **Finish**.

ecify syste	em parameters	
ystem paramete		
	: USB-Blaster [USB-0]	▼ Refresh
Processor:	nios2	-
	Don't reset the processor when loading a program (ARM only)	
Terminal device:	jtag_uart	-

Figure 22. Check physical connection between the host computer and the DE4 board.

9. In the pop-up window in Figure ??, click Yes to download the system to the DE4 board.




Figure 23. Pop-up window to download the system to the board.

- 10. Click Actions > Compile & Load to compile the source code of your program. If it's your first time compiling the code, it will take a while because the Monitor Program will generate the necessary files for the API functions of SGDMA controllers.
- 11. Then click Actions > Continue to start running the program on the board. You should see the message on the Monitor Program terminal screen as shown in Figure ??.




Figure 24. Running the application program by using the Monitor Program.

- 12. To make the demonstration program work properly, connect both *Ethernet 0* and *Ethernet 1* ports of the DE4 together with an Ethernet cable. After connecting the ports, check the green LEDs besides the PHY chips to see in which mode the PHY chips are operating. Make sure the Triple-Speed Ethernet IP Core is operating in the same mode as the PHY chips.
- 13. Place the cursor in the terminal screen after the **send>** label and type a message, then press the **Enter** key to transmit the message. The message will be transmitted from the Ethernet1 port to the Ethernet0 port. Since the Ethernet0 port is set to perform a loopback, the message is transmitted back to the Ethernet1 port. Then, the message you type should be printed on the terminal screen after the label **receive>**. An example is shown in Figure **??**.

Terminal _ 2	×
JTAG UART link established using cable "USB-Blaster [USB-0]", device 1, instance 0x00 Opened scatter-gather dma transmit device Opened scatter-gather dma receive device send> Hello receive> Hello send>	

Figure 25. Sending messages.

5 Concluding Remarks

This tutorial shows how to build a Triple-Speed Ethernet system and run a simple application program on it. In most applications, using the Ethernet allows the system to communicate with any other device that supports Ethernet standard. While these details are beyond the scope of this tutorial, completing the tutorial provides the basic knowledge. If you are going to connect your system to some other devices, the next step should be to write software for the Nios II processor to handle the necessary protocols of higher layers. Copyright © Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Avalon, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.