1 Introduction

This tutorial presents an introduction to the ARM Cortex-A9* processor, which is a processor implemented as a hardware block in Intel® Cyclone® V SoC FPGA devices. The tutorial is intended for a user who wishes to use an ARM-based system on Intel’s DE1-SOC board.

A full description of ARM processors is provided in the ARM Architecture Reference Manual, which is available on the ARM Holdings web site.

Contents:

- Overview of ARM Cortex-A9 Processor Features
- Register Structure
- Instruction Sets
- Accessing Memory and I/O Devices
- Addressing Modes
- ARM Instructions
- Assembler Directives
- Example Program
- Operating Modes
- Banked Registers
- Exception Processing
- Input/Output Operations
# 2 Overview of ARM Cortex-A9* Processor Features

The ARM Cortex-A9 processor has mostly a Reduced Instruction Set Computer (RISC) architecture. Its arithmetic and logic operations are performed on operands in the general-purpose registers. The data is moved between the memory and these registers by means of Load and Store instructions.

The wordlength of the processor is 32 bits. Data byte addresses in a 32-bit word are assigned in *little-endian* style, in which the lower byte addresses are used for the less significant bytes (the rightmost bytes) of the word.

# 3 Register Structure

All registers in the ARM Cortex-A9 processor are 32 bits long. There are 15 general-purpose registers, R0 to R14, a Program Counter, R15, and a Current Program Status Register, CPSR, as shown in Figure 1. All general-purpose registers can be used in the same way. However, software programs usually treat two of them in a special way. Register R13 is typically used as a Stack Pointer. Register R14 is typically used as a Link Register in subroutine linkage. In assembly-language programs, the registers R15, R14 and R13 can also be referred to by using the acronyms PC, LR and SP, respectively. In assembly-language programs, the register names can be written either in upper or lower case. Thus, R1, R2, PC, LR and SP is equivalent to r1, r2, pc, lr and sp.

![ARM register structure](image)

**Figure 1. ARM register structure.**
The CPSR register has the following contents:

- Condition Code flags which are set based on the results of a previous operation
  - Negative (N) - set to 1 if the result is negative; otherwise, cleared to 0
  - Zero (Z) - set to 1 if the result is 0; otherwise, cleared to 0.
  - Carry (C) - set to 1 if a carry-out results from the operation; otherwise, cleared to 0.
  - Overflow (V) - set to 1 if arithmetic overflow occurs; otherwise cleared to 0.
- Interrupt-disable bits, I and F, where
  - I = 1 disables the IRQ interrupts
  - F = 1 disables FIQ interrupts
- Thumb bit, where
  - T = 0 indicates ARM execution
  - T = 1 indicates Thumb execution
- Processor mode bits which identify the mode in which the processor is operating, as explained in Section 9.

For some registers, there are duplicate registers, called banked registers, for saving the contents of primary registers when various types of interrupts occur, as discussed in Section 10.

### 4 Instruction Sets

The ARM Cortex-A9 processor can execute instructions in three different instruction sets, known as ARM, Thumb*, and Thumb*-2.

The ARM set is the most powerful. All instructions are 32 bits long. The instructions are stored in memory in word-aligned manner.

The Thumb set is a smaller version, where the instructions are provided in a format that uses only 16 bits. This usually results in smaller memory requirements, which can be useful in embedded applications.

The Thumb-2 set includes both 16- and 32-bit instructions. Its functionality is almost identical to that of the ARM instruction set.

In this tutorial we will deal only with the ARM instruction set. We should note that there exists a Unified Assembler Language (UAL), which provides a common syntax for ARM and Thumb instructions. It supersedes the previous versions of both the ARM and Thumb assembler languages. We will use UAL in this tutorial.
5 Accessing Memory and I/O Devices

Any input/output devices that can be accessed by the ARM processor are memory mapped and can be accessed as memory locations. Data accesses to memory locations and I/O interfaces are performed by means of Load and Store instructions, which cause data to be transferred between the memory and general-purpose registers. The ARM processor issues 32-bit addresses. The memory space is byte-addressable. Instructions can read and write words (32 bits), halfwords (16 bits), or bytes (8 bits) of data.

5.1 Addressing Modes for Load and Store Instructions

The load and store instructions are the only type of instructions that can access memory locations. Load instructions copy the contents of a memory location specified by an addressing mode into a destination register, which is a general-purpose register, Rd. Store instructions copy the contents of a general-purpose register, Rd, into a memory location specified by an addressing mode.

An addressing mode provides the information needed to determine the address of the desired memory location. There are different ways of specifying the required address. All addressing modes involve one or two general-purpose registers, plus some additional information. One register is referred to as the base register, Rn. If a second register is used, it is referred to as the index register, Rm. The memory address is determined by adding the contents of the base register and a value that is either given as a signed 12-bit offset directly in the instruction or as a magnitude in the index register. The magnitude in Rm can be scaled by shifting it either left or right a number of bit-positions specified in the instruction.

There are three primary addressing modes provided:

- **Offset mode** – the address is determined by adding the contents of a base register and an offset that is either given directly in the instruction or in an index register.

- **Pre-indexed mode** – the address is determined in the same way as in the Offset mode; subsequently, this address replaces the contents of the base register used.

- **Post-indexed mode** – the address is the contents of a base register; subsequently, the base register is loaded with a new address that is determined in the same way as in the Offset mode.

These addressing modes are fully specified in Table 1, which indicates how the address generation is performed. The table also gives the required Assembler syntax.

When an index register is specified, its contents are interpreted as a magnitude which can be either added to or subtracted from a base register. This magnitude can first be shifted left or right by specifying LSL #k or LSR #k, respectively, where k is an integer from 1 to 31.

Since the Program Counter, R15, can be treated as a general-purpose register, it can be used in the Offset addressing mode as a base register, Rn. This makes it possible to access memory locations in terms of their distance relative to the current address in R15. This mode is often referred to as the Relative addressing mode.
INTRODUCTION TO THE ARM® PROCESSOR USING ARM TOOLCHAIN

For Quartus® Prime 18.1

TABLE 1. Memory addressing modes

<table>
<thead>
<tr>
<th>Name</th>
<th>Assembler syntax</th>
<th>Address generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>immediate offset</td>
<td>[Rn, #offset]</td>
<td>Address = [Rn] + offset</td>
</tr>
<tr>
<td>offset in Rm</td>
<td>[Rn, ±Rm, shift]</td>
<td>Address = [Rn] ± [Rm] shifted</td>
</tr>
<tr>
<td>Pre-indexed:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>immediate offset</td>
<td>[Rn, #offset]!</td>
<td>Address = [Rn] + offset; Rn ← address</td>
</tr>
<tr>
<td>offset in Rm</td>
<td>[Rn, ±Rm, shift]!</td>
<td>Address = [Rn] ± [Rm] shifted; Rn ← address</td>
</tr>
<tr>
<td>Post-indexed:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>immediate offset</td>
<td>[Rn], #offset</td>
<td>Address = [Rn]; Rn ← [Rn] + offset</td>
</tr>
<tr>
<td>offset in Rm</td>
<td>[Rn], ±Rm, shift</td>
<td>Address = [Rn]; Rn ← [Rn] ± [Rm] shifted</td>
</tr>
</tbody>
</table>

offset = a signed number given in the instruction
shift = direction #integer
where direction is LSL for left shift or LSR for right shift, and
integer is a 5-bit unsigned number specifying the shift amount
±Rm = the magnitude in register Rm that is added to or subtracted
from the contents of base register Rn

Consider the Load instruction, LDR, which loads a 32-bit operand into a register. The instruction

LDR R2, [R6, #–8]

loads R2 from the address in R6 minus 8. The instruction

LDR R2, [R6, #0x200]

loads R2 from the address in R6 plus the hexadecimal number 0x200. The instruction

LDR R2, [R6, –R8]
loads R2 from the address obtained by subtracting the contents of R8 from the contents of R6.

The Pre-indexed mode is illustrated in

\[
\text{LDR } R2, [R6, R8, LSL #4]!
\]

which loads R2 from the location whose address is determined by shifting the contents of R8 to the left by 4 bit-positions (which is equivalent to multiplying by 16) and adding the result to the contents of R6. Subsequently, the generated address is loaded into R6.

An example of Post-indexed mode is

\[
\text{LDR } R2, [R6], #20
\]

where R6 contains the address of the location from which an operand is loaded into R2. Subsequently, the contents of R6 are modified by adding to them the offset value 20.

Relative addressing can be used simply by specifying the address label associated with the desired memory location. For example, if MEMLOC is the desired location, then the instruction

\[
\text{LDR } R2, \text{MEMLOC}
\]

will load the contents of memory location MEMLOC into register R2. The assembler will determine the immediate offset as the difference between the address MEMLOC and the contents of the updated Program Counter. It will generate the instruction

\[
\text{LDR } R2, [R15, #offset]
\]

This offset takes into account the fact that when the instruction is to be executed, the Program Counter will already be incremented by 8, because the ARM processor will already have fetched the next instruction (due to pipelined execution).

### 5.2 Format for Load and Store Instructions

The format for Load and Store instructions is shown in Figure 2. The operation code (OP-code) is provided in bits 27 to 20. The register R\textit{d}, which is used as the destination in Load instructions or as the source in Store instructions, is identified by bits 15 to 12. The base register, R\textit{n}, is identified by bits 19 to 16. Bits 11 to 0 may contain a signed 12-bit offset or identify an index register. If an index register is used, its number, \textit{m}, is given in the low-order four bits of the instruction.

Observe, in Figure 2, that the high-order four bits denote a condition for the instruction. In ARM processors, most instructions can be executed conditionally, as explained in Section 6.11.
6  ARM* Instructions

ARM instructions are 32-bits long. In addition to machine instructions that are executed directly by the processor, the ARM instruction set includes a number of pseudo-instructions that can be used in assembly language programs. The Assembler replaces each pseudo-instruction by one or more machine instructions.

This section discusses briefly the main features of the ARM instruction set. For a complete description of the instruction set, including the details of how each instruction is encoded, the reader should consult the ARM Architecture Reference Manual.

6.1 Load and Store Instructions

Load and Store instructions are used to move data between memory (and I/O interfaces) and the general-purpose registers. The LDR (Load Register) instruction, illustrated in the previous section, loads a 32-bit operand into a register. The corresponding Store instruction is STR (Store Register). For example,

\[
\text{STR } R2, [R4]
\]

copies the contents of R2 into memory location at the address that is found in register R4.

There are also Load and Store instructions that use operands that are only 8 or 16 bits long. They are referred to as Load/Store Byte and Load/Store Halfword instructions, respectively. Such Load instructions are:

- LDRB (Load Register Byte)
- LDRSB (Load Register Signed Byte)
- LDRH (Load Register Halfword)
- LDRSH (Load Register Signed Halfword)

When a shorter operand is loaded into a 32-bit register, its value has to be adjusted to fit into the register. This is done by zero-extending the 8- or 16-bit value to 32 bits in the LDRB and LDRH instructions. In the LDRSB and LDRSH instructions the operand is sign-extended.

The corresponding Store instructions are:

- STRB (Store Register Byte)
INTRODUCTION TO THE ARM® PROCESSOR USING ARM TOOLCHAIN

For Quartus® Prime 18.1

- STRH (Store Register Halfword)

The STRB instruction stores the low byte of register \(Rd\) into the memory byte specified by the address. The STRH instruction stores the low halfword of register \(Rd\).

### 6.1.1 Loading and Storing Multiple Registers

There are two instructions that allow loading of data into multiple registers, LDM (Load Multiple), and storing the contents of multiple registers into memory, STM (Store Multiple). The memory operands must be in successive word locations. These instructions are useful for two main purposes:

- transferring blocks of data between memory and processor registers, and
- saving data in registers on a stack when subroutines are used.

The address of the first word in memory is given in the base register, \(Rn\). Upon transferring the last word of data, the contents of \(Rn\) can be updated with the last address by specifying the Pre-indexed addressing mode.

An instruction must specify the registers involved in the transfer. The registers must be listed in ascending order in the assembly-language instruction, in a field enclosed by braces, but they do not have to be contiguous. A range of registers is specified by listing the first and the last registers in the range, separated by a dash \((-\)\). In the resulting machine instruction, each register is identified by setting a corresponding bit in the field comprising the low-order 16 bits.

The instruction must also indicate the direction in which memory addresses are computed. For block transfers there are four possibilities for determining the addresses of consecutive data words. The address can be incremented or decremented by 4 either before or after each data item is accessed. The desired action is specified by appending a suffix to the OP-code mnemonic in the assembly-language instruction. The four suffixes are:

- IA – Increment After
- IB – Increment Before
- DA – Decrement After
- DB – Decrement Before

For example, the instruction

\[
\text{LDMIA R3!, \{R4, R6–R8, R10\}}
\]

will load registers R4, R6, R7, R8 and R10. If the starting address in R3 is 1000, then the data loaded into the registers will be from addresses 1000, 1004, 1008, 1012 and 1016, respectively. Because the Pre-indexed mode is specified, the final contents of R3 will be 1020.
The LDM and STM instructions are very useful in the context of subroutines, where they can be used to save the contents of registers on the stack. For this purpose, there exist pseudo-instructions PUSH and POP, which are actually implemented as particular forms of STM and LDM instructions. In these instructions the Stack Pointer, SP, is the base register, which is always updated. The SP is decremented by 4 before each transfer in PUSH instructions, and it is incremented by 4 after each transfer in POP instructions. For example, the instruction

\[
\text{PUSH } \{R1, R3-R5\}
\]

places the contents of registers R1, R3, R4 and R5 on the stack. The equivalent Store Multiple instruction would be

\[
\text{STMDB SP!, } \{R1, R3-R5\}
\]

The instruction

\[
\text{POP } \{R1, R3-R5\}
\]

restores the contents of these registers from the stack. The equivalent Load Multiple instruction would be

\[
\text{LDMIA SP!, } \{R1, R3-R5\}
\]

### 6.2 Use of Shifter_operand

Instructions that process data operate on operands that are either in the general purpose registers or given as an immediate value in the instruction. Such is the case with arithmetic and logic instructions.

Typically, one operand is the contents of a base register, Rn. The second operand may be given as an immediate value, as in the instruction

\[
\text{OP } Rd, Rn, \#\text{value}
\]

It may also be given as the contents of an index register Rm, as in

\[
\text{OP } Rd, Rn, Rm
\]

Additional flexibility is provided by making it possible to manipulate the contents of Rm, which can be shifted or rotated prior to being used. For example, the contents of Rm can be shifted left by the number of bit-positions specified either as an immediate 5-bit value or as the contents of another register, Rs. Thus, an instruction of the type

\[
\text{OP } Rd, Rn, Rm, \text{LSL } \#3
\]
has the same effect as the instruction

\[ \text{OP} \; R_d, R_n, R_m, \text{LSL} \; R_s \]

where \( R_s \) contains the value 3. Other possibilities for augmenting the value in \( R_m \) include: LSR (Logical Shift Right), ASR (Arithmetic Shift Right), and ROR (Rotate Right).

In the sections that follow, the ability to specify the second operand as explained above, including giving it as an immediate value, will be denoted as a \textit{shifter_operand}. Thus, an instruction may be presented as

\[ \text{OP} \; R_d, R_n, \text{shifter_operand} \]

We should note that the term \textit{shifter_operand} is used in the ARM technical literature.

### 6.3 Arithmetic Instructions

An arithmetic operation, such as Add, specified as

\[ \text{ADD} \; R_d, R_n, \text{shifter_operand} \]

adds the contents of \( R_n \) and the value determined as the \textit{shifter_operand}, and places the result into \( R_d \). For example, the instruction

\[ \text{ADD} \; R_0, R_1, R_2 \]

adds the contents of \( R_1 \) and \( R_2 \), and places the sum into \( R_0 \). The instruction

\[ \text{ADD} \; R_0, R_1, R_2, \text{ASR} \; #2 \]

adds the contents of \( R_1 \) and a shifted version of the contents of \( R_2 \), and places the sum into \( R_0 \). Arithmetic shift right by 2 bit positions (which is equivalent to integer division by 4 and preserving the sign) of the operand in \( R_2 \) is performed before it is used in the addition.

It is possible to use an immediate operand that is an unsigned number in the range 0 to 255. This is illustrated by the instruction

\[ \text{ADD} \; R_0, R_1, #24 \]

In an assembly-language instruction, it is possible to specify a negative number as the immediate operand, as in

\[ \text{ADD} \; R_0, R_1, #-24 \]
Since the immediate operand must be an unsigned number, the Assembler will replace this instruction with the Subtract instruction

```c
SUB R0, R1, #24
```

The arithmetic instructions include:

- ADD – (Add)
- ADDC – (Add with Carry)
- SUB – (Subtract)
- SBC – (Subtract with Carry)
- MUL – (Multiply)
- MLA – (Multiply Accumulate)

The ADDC and SBC instructions take into account the value of the Carry flag, C.

The Multiply instruction

```c
MUL R2, R4, R5
```

multiplies the contents of registers R4 and R5, and places a 32-bit product into register R2. If the generated product exceeds 32 bits, then the low-order 32 bits are retained and the high-order bits are discarded.

The MLA instruction multiplies the operands in two registers to produce a 32-bit product, which is then added to the third operand, and the result is written into the destination register. Thus,

```c
MLA R2, R4, R5, R6
```

multiplies the numbers in R4 and R5, adds to this product the number in R6, and places the result into register R2.

### 6.4 Logic and Test Instructions

The logic instructions provide the AND, OR and Exclusive-OR operations. They operate on data that is either in the general purpose registers or given as an immediate value in the instruction.

The AND instruction

```c
AND Rd, Rn, shifter_operand
```
performs a bitwise logical AND of the contents of register \( R_n \) and the value of the shifter_operand, and stores the result in register \( R_d \). Similarly, the instructions ORR and EOR perform the OR and Exclusive-OR operations, respectively.

Another useful logic instruction is BIC (Bit Clear), which performs a bitwise AND of the operand in \( R_n \) and the complement of the shifter_operand, and stores the result in \( R_d \).

There are two instructions that perform logic operations for testing purposes. The Test instruction

\[
\text{TST } R_n, \text{ shifter_operand}
\]

performs the AND operation using the contents of \( R_n \) and the shifter_operand, and sets the condition code flags based on the result obtained. The Test Equivalence instruction

\[
\text{TEQ } R_n, \text{ shifter_operand}
\]

compares the value in \( R_n \) with the value represented by the shifter_operand. This is done by exclusive-ORing the two values and setting the condition code flags accordingly.

### 6.5 Move Instructions

The Move instructions copy the contents of one register into another, or they place an immediate value into a register. Since they can use a shifter_operand, they can also be used to perform shift or rotate operations.

The Move instruction

\[
\text{MOV } R_d, \text{ shifter_operand}
\]

moves the value of the shifter_operand into register \( R_d \).

The Move Negative instruction

\[
\text{MVN } R_d, \text{ shifter_operand}
\]

moves the complement of the value of the shifter_operand into \( R_d \).

The Move Top instruction

\[
\text{MOVT } R_d, \text{ #immed16}
\]

loads a 16-bit immediate value into the high-order 16 bits of \( R_d \), and leaves the low-order 16 bits unchanged.

There are also two special instructions, MRS and MSR, which copy the contents of a processor status register to/from a general-purpose register. These instructions are available only when the processor is running in a privileged mode, as explained in Section 10.
6.5.1 Loading 32-bit Constants into Registers

The simplest approach is to use the load-register pseudo-instruction

\[ \text{LDR R2, } =0x12345678 \]

in which case the Assembler will place this constant, and other constants defined in such manner, into a literal pool in the memory, from where it will be taken at execution time. In the assembled code, this LDR instruction will use the Relative addressing mode to access the literal pool. The Assembler decides where in memory to place the literal pool; typically, it is immediately following the program’s machine code.

A constant may be represented by a name, say LABEL. For example, LABEL may correspond to the address of some memory location. In that case, this address can be loaded into a register, \( Rd \), using the pseudo-instruction

\[ \text{LDR } Rd, \text{ } =\text{LABEL} \]

Again, the Assembler will place the corresponding 32-bit address into the literal pool.

6.5.2 Shift and Rotate Instructions

ARM has Shift and Rotate pseudo-instructions:

- ASR – Arithmetic Shift Right
- LSL – Logical Shift Left
- LSR – Logical Shift Right
- ROR – Rotate Right

Since a shifter_operand can be shifted and rotated, it is possible to use the Move instruction instead of separately implemented Shift and Rotate instructions. For example, the instruction

\[ \text{LSL R2, R5, } #4 \]

which shifts the value in R5 to the left by four bit-positions and places the result into R2, is implemented as

\[ \text{MOV R2, R5, LSL } #4 \]

The same effect can be achieved with the instruction

\[ \text{LSL R2, R5, R6} \]
if the contents of R6 are equal to 4.

Another example is

\[
\text{MOV R3, R3, ROR #8}
\]

which rotates the contents of R3 to the right by eight bit-positions.

### 6.6 Comparison Instructions

The comparison instructions compare the contents of two registers or the contents of a register and an immediate value, and set the condition code flags based on the result.

The Compare instruction

\[
\text{CMP Rn, shifter_operand}
\]

performs the comparison by subtracting the value of the shifter_operand from the value in Rn. It sets the condition code flags, but it does not change the contents of Rn.

The Compare Negative instruction

\[
\text{CMN Rn, shifter_operand}
\]

performs the comparison by adding the value of the shifter_operand and the value in Rn. It sets the condition code flags, but it does not change the contents of Rn.

### 6.7 Branch Instructions

The flow of execution of a program can be changed by executing Branch instructions. It may be changed either conditionally or unconditionally.

A Branch instruction is specified as

\[
\text{B\{cond_suffix\} LABEL}
\]

where a suffix is appended to indicate the condition on which a branch is to be taken. The branch target is typically specified as a label. Relative addressing mode is used to define the target address. A 24-bit 2’s-complement value is given in the machine instruction to indicate the desired offset from the contents of the Program Counter, which is computed by the Assembler. When the instruction is executed, this offset value is sign-extended to 32 bits. Then, the resulting value is shifted left by two bit-positions because the branch target addresses are word-aligned. Finally, this value is added to the updated contents of the Program Counter. Note that when any instruction is being executed,
the updated contents of PC will be the current contents of PC plus 8, because of the pipelined operation of the ARM processor.

The branch instruction is executed conditionally, based on the current setting of the Condition Code flags. The conditions that can be specified are given in Table 2. For example, the instruction

\[ \text{BEQ \ LABEL} \]

causes a branch to location LABEL if the Condition Code flag Z is equal to one when the instruction is being executed.

<table>
<thead>
<tr>
<th>Condition field \ Condition suffix</th>
<th>Condition name</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>$b_{31} \ldots b_{28}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>EQ Equal (zero)</td>
<td>$Z = 1$</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>NE Not equal (nonzero)</td>
<td>$Z = 0$</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>CS/HS Carry set/Unsigned higher or same</td>
<td>$C = 1$</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>CC/LO Carry clear/Unsigned lower</td>
<td>$C = 0$</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>MI Minus (negative)</td>
<td>$N = 1$</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>PL Plus (positive or zero)</td>
<td>$N = 0$</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>VS Overflow</td>
<td>$V = 1$</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>VC No overflow</td>
<td>$V = 0$</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>HI Unsigned higher</td>
<td>$\overline{C} \lor Z = 0$</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>LS Unsigned lower or same</td>
<td>$\overline{C} \lor Z = 1$</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>GE Signed greater than or equal</td>
<td>$N \oplus V = 0$</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>LT Signed less than</td>
<td>$N \oplus V = 1$</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>GT Signed greater than</td>
<td>$Z \lor (N \oplus V) = 0$</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>LE Signed less than or equal</td>
<td>$Z \lor (N \oplus V) = 1$</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>AL Always</td>
<td></td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>not used</td>
<td></td>
</tr>
</tbody>
</table>

The suffix AL (Always) causes the unconditional branch. The same effect is achieved if there is no suffix appended. The Assembler interprets the instruction

\[ B \ LABEL \]

as being the same as

\[ BAL \ LABEL \]
6.8 Subroutine Linkage Instructions

Subroutine calls are achieved with the Branch and Link instruction

```
BL  destination
```

where the destination is typically the label of the first instruction in the subroutine. In addition to behaving as a Branch instruction, this instruction saves the return address (which is the address of the instruction that follows the BL instruction) in the Link register, R14.

There is no specific Return from Subroutine instruction. There are two ways of returning from a subroutine. One uses the Branch and Exchange instruction

```
BX  Rm
```

which causes the Program Counter, R15, to be loaded with the address held in register Rm. Thus, if the Link Register is used as Rm, as in

```
BX  LR
```

then this instruction provides the usual return from a subroutine. The second possibility is to exploit the fact that the Program Counter, R15, can be treated as a general-purpose register. Thus, the return from a subroutine can be performed by an instruction that loads the contents of R14 into R15, such as

```
MOV  PC, LR
```

Since LR can hold only one return address, it follows that if nested subroutines are used it is necessary to save the contents of R14, typically on the stack, prior to a nested subroutine call.

We should also mention that in the ARM environment, there is a convention that registers R0 to R4 are used to pass parameters to a subroutine, while register R0 is used to return a result. If more than four parameters are needed, then some of the parameters have to be passed via the stack.

6.9 Software Interrupt

A software interrupt can be raised by using the Supervisor Call instruction, SVC, as explained in Section 11.1.

6.10 Setting of Condition Code Flags

The condition code flags are always affected by the compare instructions, CMP and CMN, and the test instructions, TST and TEQ. Many of the other instructions can affect the condition code flags, but this must be specified in the instruction. The arithmetic, logic and move instructions affect these flags if the suffix S is appended to the assembly-language OP-code mnemonic. For example, the instruction
ADDS R2, R3, R4

will set the flags, but

ADD R2, R3, R4

will not.

6.11 Conditional Execution of Instructions

Most ARM instructions are executed conditionally. The high-order four bits in the machine representation of each instruction, as illustrated in Figure 2, specify a condition that must be met for the instruction to be executed. These conditions are associated with the condition code flags N, Z, C and V. The instruction is executed only if there is a match between the specified condition and the current values of the condition code flags.

The conditions that can be specified are those in Table 2. Observe that there are 14 patterns for conditions that depend on the condition code flags. One pattern denotes that the instruction should always be executed. The last pattern is used in a few instructions that do not allow conditional execution.

In assembly-language, the desired conditions are specified by appending a suffix, from Table 2, to the mnemonic of the OP-code of the instruction. For example, the instruction

\[ \text{ADDEQ R2, R3, R4} \]

will be executed if the condition code flag Z is equal to 1. Otherwise, the execution will skip to the next instruction.

7 Assembler Directives

Assembler directives provide information used by the Assembler when assembling an application program. We describe some of the more frequently used assembler directives below.

ALIGN

This directive aligns the current location to a word boundary.

AREA section_name {,attr} {,attr} ...

The AREA directive tells the Assembler to assemble a new section of code or data. Typical attributes are:

- CODE – indicates the beginning of a block of memory that contains program instructions.
- DATA – indicates the beginning of a block that contains data.
- READONLY – states that this section must not be written to; it is the default for CODE areas.
• READWRITE – states that this section can be read and written to; it is the default for DATA areas.

[label] DCB expressions

The DCB directive allocates one or more bytes of memory and defines their initial runtime contents. Expressions separated by commas are specified. Each expression is assembled into the next byte. Examples of expressions are: 8, 5 + LABEL, and K – 6. If DCB is followed by an instruction, it is necessary to use the ALIGN directive to make sure that the instruction is aligned on a word boundary.

[label] DCD expressions

The DCD directive allocates one or more words of memory and defines their initial runtime contents. Expressions separated by commas are specified. Each expression is assembled into a 32-bit number. The defined words are aligned on word boundaries in the memory.

END

Marks the end of the source code file; everything after this directive is ignored by the assembler.

ENTRY

This directive specifies that program execution is to begin at the next instruction.

symbol EQU expression

Sets the value of symbol to expression.

SPACE size

Emits the number of bytes specified in size; the value of each byte is zero.

8 Example Program

As an illustration of ARM instructions and assembler directives, Figure 3 gives an assembly-language program that computes a dot product of two vectors, A and B. The vectors have n elements. The required computation is

$$\text{Dot product} = \sum_{i=0}^{n-1} A(i) \times B(i)$$

The vectors are stored in memory locations at addresses AVECTOR and BVECTOR, respectively. The number of elements, n, is stored in memory location N. The computed result is written into memory location DOTP. Each vector element is assumed to be a signed 32-bit number.

The program includes some sample data. It illustrates how the DCD assembler directive can be used to load data items into memory. The memory locations involved are those that follow the location occupied by the Branch instruction, B, which is the last instruction in the program. The execution of the program ends by continuously looping on this instruction.
AREA DOT_PRODUCT, CODE, READONLY
ENTRY
LDR R0, =AVECTOR ; Register R0 is a pointer to vector A.
LDR R1, =BVECTOR ; Register R1 is a pointer to vector B.
LDR R2, N ; Register R2 is used as the counter for loop iterations.
MOV R3, #0 ; Register R3 is used to accumulate the product.
LOOP LDR R4, [R0], #4 ; Load the next element of vector A.
LDR R5, [R1], #4 ; Load the next element of vector B.
MLA R3, R4, R5, R3 ; Compute the product of next pair of elements,
                    ; and add to the sum.
SUBS R2, R2, #1 ; Decrement the counter.
BGT LOOP ; Loop again if not finished.
STR R3, DOTP ; Store the result in memory.
STOP   B STOP

AREA DATA, READWRITE
N DCD 6 ; Specify the number of elements.
AVECTOR DCD 5, 3, −6, 19, 8, 12 ; Specify the elements of vector A.
BVECTOR DCD 2, 14, −3, 2, −5, 36 ; Specify the elements of vector B.
DOTP SPACE 4 ; Space for the final dot product.
END

Figure 3. A program that computes the dot product of two vectors.

Observe the treatment of labels. In the instruction

\[
\text{LDR } R0, =\text{AVECTOR}
\]

a 32-bit address that denotes the location AVECTOR is loaded into register R0, as explained in Section 6.5.1. But, in the instruction

\[
\text{LDR } R2, N
\]

it is the value 6, which is stored at location N, that is loaded into register R2. In both cases, the assembled LDR machine instruction will use Relative addressing to access the source operand.
INTRODUCTION TO THE ARM® PROCESSOR USING ARM TOOLCHAIN

9 Operating Modes

The ARM processor can operate in a number of different modes, as follows:

- **User mode** – is the basic mode in which application programs run. This is an unprivileged mode, which has restricted access to system resources.
- **System mode** – provides full access to system resources. It can be entered only from one of the exception modes listed below.
- **Supervisor mode** – is entered when a software interrupt is raised by a program executing a Supervisor Call instruction, SVC. It is also entered on reset or powerup.
- **Abort mode** – is entered if a program attempts to access a non-existing memory location.
- **Undefined mode** – is entered if the processor attempts to execute an unimplemented instruction.
- **IRQ mode** – is entered in response to a normal interrupt request from an external device.
- **FIQ mode** – is entered in response to a fast interrupt request from an external device. It is used to provide faster service for more urgent requests.

The User mode is unprivileged, and all other modes are privileged. In order to manipulate the contents of the processor status register, the processor must be in one of the privileged modes. The User and System modes use the registers presented in Figure 1. Other modes, which deal with various exceptions, use some other registers, as described in the next section.

The current operating mode is indicated in the processor status bits CPSR_{4-0}, as specified in Table 3.

<table>
<thead>
<tr>
<th>$$\text{CPSR}_{4-0}$$</th>
<th>Operating Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>10000</td>
<td>User</td>
</tr>
<tr>
<td>10001</td>
<td>FIQ</td>
</tr>
<tr>
<td>10010</td>
<td>IRQ</td>
</tr>
<tr>
<td>10011</td>
<td>Supervisor</td>
</tr>
<tr>
<td>10111</td>
<td>Abort</td>
</tr>
<tr>
<td>11011</td>
<td>Undefined</td>
</tr>
<tr>
<td>11111</td>
<td>System</td>
</tr>
</tbody>
</table>
10 Banked Registers

To make the processing of exceptions more efficient, some other registers are involved. These registers are shown in blue in Figure 4. They are called the banked registers. There is a different set of banked registers for each exception mode. All exception modes use their own versions of the Stack Pointer, SP_mode, the Link register, LR_mode, and the Status register, SPSR_mode. The FIQ mode also has its own registers R8 to R12, which are called R8_fiq to R12_fiq.

<table>
<thead>
<tr>
<th>User/System</th>
<th>Supervisor</th>
<th>Abort</th>
<th>Undefined</th>
<th>IRQ</th>
<th>FIQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
</tr>
<tr>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
</tr>
<tr>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
</tr>
<tr>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
</tr>
<tr>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
</tr>
<tr>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
</tr>
<tr>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
</tr>
<tr>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
</tr>
<tr>
<td>R8</td>
<td>R8_fiq</td>
<td>R8</td>
<td>R8</td>
<td>R8</td>
<td>R8_fiq</td>
</tr>
<tr>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9_fiq</td>
</tr>
<tr>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10_fiq</td>
</tr>
<tr>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11_fiq</td>
</tr>
<tr>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12_fiq</td>
</tr>
<tr>
<td>R13</td>
<td>R13_svc</td>
<td>R13_svc</td>
<td>R13_abt</td>
<td>R13_svc</td>
<td>R13_fiq</td>
</tr>
<tr>
<td>LR</td>
<td>R14</td>
<td>R14_svc</td>
<td>R14_abt</td>
<td>R14_svc</td>
<td>R14_fiq</td>
</tr>
<tr>
<td>PC</td>
<td>R15</td>
<td>R15</td>
<td>R15</td>
<td>R15</td>
<td>R15</td>
</tr>
</tbody>
</table>

Figure 4. Registers used in various operating modes.

Note that registers R0 to R12 are not banked in most operating modes. Thus, when an exception service routine needs to use some of these registers, the contents of the registers must be saved on the stack and later restored. However, having the five banked registers R8_fiq to R12_fiq in the FIQ mode, it is possible to respond very quickly to a fast interrupt request if these registers are sufficient for the task that is implemented by the corresponding interrupt-service routine.
In Figure 4 and in the above discussion we referred to the specific banked registers by appending a mode specifier, e.g. R14_svc. In an assembly-language program such specifiers are not included, because the processor accesses the desired banked register based on its current operating mode, as indicated by the processor-mode bits, CPSR_4–0.

In the Supervisor mode, the special Move instructions, MRS and MSR, can be used to access the processor status registers CPSR and SPSR_svc. The instruction

\[
\text{MRS \hspace{1em} Rd, CPSR}
\]

copies the contents of CPSR into register Rd. Writing into the status registers can be done by affecting one or more fields of the register. The processor status registers have four fields of eight bits, identified by the field specifiers _f, _s, _x and _c, which correspond to PSR_{31–24}, PSR_{23–16}, PSR_{15–8} and PSR_{7–0}, respectively. Thus, the instruction

\[
\text{MSR \hspace{1em} CPSR_c, Rd}
\]

copies the contents of Rd into CPSR_{7–0}, which affects only the processor mode and interrupt disable bits. All bits can be affected by the instruction

\[
\text{MSR \hspace{1em} CPSR_cxs, Rd}
\]

We should note that the field specifiers must be used in the MSR instruction; otherwise, an error will occur at compile time.

In an exception mode, such as IRQ, it is the banked saved status register that is accessed. Thus,

\[
\text{MRS \hspace{1em} Rd, SPSR}
\]

copies the contents of SPSR_irq into register Rd.

11 Exception Processing

An *exception* in the normal flow of program execution can be caused by:

- Software interrupt
- Hardware interrupt
- Attempted accessing of a nonexistent memory location
- Unimplemented instruction
The ARM Cortex-A9 processor uses a vectored exception scheme, in which there is a separate vector of information assigned to each type of exception. This vector consists of an instruction that loads into the program counter the address of the first instruction of the corresponding exception-service routine. The vectors are stored in the exception vector table at pre-assigned locations. Table 4 gives the assignment of exception vectors in the exception vector table. It also shows the priority levels for the various exceptions and the mode entered upon the occurrence of an exception.

### TABLE 4. Exception Vector Table

<table>
<thead>
<tr>
<th>Address</th>
<th>Exception</th>
<th>Priority</th>
<th>Mode entered</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>Reset</td>
<td>1</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0x004</td>
<td>Unimplemented instruction</td>
<td>6</td>
<td>Undefined</td>
</tr>
<tr>
<td>0x008</td>
<td>Software interrupt</td>
<td>–</td>
<td>Supervisor</td>
</tr>
<tr>
<td>0x00C</td>
<td>Data access violation</td>
<td>2</td>
<td>Abort</td>
</tr>
<tr>
<td>0x010</td>
<td>Instruction access violation</td>
<td>5</td>
<td>Abort</td>
</tr>
<tr>
<td>0x018</td>
<td>IRQ</td>
<td>4</td>
<td>IRQ</td>
</tr>
<tr>
<td>0x01C</td>
<td>FIQ</td>
<td>3</td>
<td>FIQ</td>
</tr>
</tbody>
</table>

When an exception occurs in the User mode, the ARM processor switches into the corresponding exception mode and automatically performs the following actions:

- Saves the contents of the Program Counter in the banked Link register, LR_mode.
- Saves the contents of the processor status register, CPSR, in the banked status register, SPSR_mode.
- Changes the mode bits in CPSR to denote the exception mode, and sets the interrupt-disable bits, I and F, accordingly.
- Loads the Program Counter, PC, with a vector address for the exception that caused the action. At this address in the exception table there is an instruction that is executed next.

### 11.1 Software Interrupt

A software interrupt, which is called a software exception in ARM literature, occurs when an SVC instruction is encountered in a program. This instruction causes the processor to switch into Supervisor mode. The address of the next instruction is saved in the banked register LR_svc and the contents of CPSR are saved in SPSR_svc. Then, the address of entry 8 in the exception vector table is loaded into the Program Counter. A branch instruction at that location leads to the required exception-service routine.

Upon completion of the exception-service routine, a return to the interrupted program can be realized with the instruction

```
MOVS PC, LR
```
INTRODUCTION TO THE ARM® PROCESSOR USING ARM TOOLCHAIN

Note that the suffix S in the OP-code mnemonic normally specifies that the Condition Code flags should be set. However, when the destination register is PC, the suffix S causes the saved contents in register SPSR_mode, in this case SPSR_svc, to be loaded into the processor status register CPSR. Since this instruction also loads the saved return address into PC, a return to the interrupted program is completed.

A common use of the software interrupt is to transfer control to a different program, such as an operating system.

11.2 Hardware Interrupts

Hardware interrupts can be raised by external sources, such as I/O devices, by asserting one of the processor’s interrupt-request inputs, IRQ or FIQ. When the processor receives a hardware interrupt request, it enters the corresponding exception mode to service the interrupt. It also saves the contents of PC and CPSR.

The saved contents of the PC are supposed to be the return address. However, this is not the case with the ARM Cortex-A9 processor. This processor prefetches instructions for execution. While the current instruction is being executed, the next instruction is prefetched and its processing is started. This means that the Program Counter points to the instruction after the prefetched one. Namely, the updated contents of PC are the address of the current instruction plus 8. Since the interrupt is serviced upon completion of the current instruction, the next prefetched instruction is discarded and it must be executed upon return from the interrupt. Therefore, the address saved in the link register must be decremented by 4 prior to returning to the interrupted program. This can be done by having

```
SUBS PC, LR, #4
```

as the last instruction in the exception-service routine. Note that the suffix S causes a proper return to the interrupted program, as explained above.

11.2.1 IRQ Interrupts

Upon accepting an IRQ interrupt request, the processor saves the contents of CPSR in the SPSR_irq register, and it saves the contents of PC in the link register LR_irq. It also sets the mode bits in CPSR to denote the IRQ exception mode, and it sets the I bit to 1 to disable further IRQ interrupts. Then, it executes the instruction at location 0x018 of the exception vector table, which has to cause a branch that leads to the IRQ exception-service routine.

The return from the exception-service routine should be performed with the instruction

```
SUBS PC, LR, #4
```

11.2.2 FIQ Interrupts

An FIQ interrupt request is raised by a device that needs fast response. Upon accepting the request, the processor saves the contents of CPSR in the SPSR_fiq register, and it saves the contents of PC in the link register LR_fiq. It also sets the mode bits in CPSR to denote the FIQ exception mode, and it sets the F and I bits to 1 to disable further interrupts. Then, it executes the instruction at location 0x01C of the exception vector table. Since this is the last
location in the exception vector table, it can actually hold the first instruction of the FIQ exception-service routine (instead of an instruction that causes a branch to the FIQ exception-service routine), which speeds up the response to the FIQ request.

In the FIQ mode there are five additional banked registers, R8_fiq to R12_fiq, which means that the exception-service routine can use these registers without first having to save the contents of R8 to R12 on the stack. This leads to a faster response.

The return from the exception-service routine should be performed with the instruction

```
SUBS PC, LR, #4
```

11.3 Unimplemented Instruction

This exception occurs when the processor encounters a valid instruction that is not implemented in hardware. The exception-service routine may emulate the required operation in software.

The return from the exception-service routine should be performed with the instruction

```
SUBS PC, LR, #4
```

11.4 Instruction Access Violation

This exception occurs if the processor tries to access an instruction at a non-existing memory location.

The return from the exception-service routine should be performed with the instruction

```
SUBS PC, LR, #4
```

11.5 Data Access Violation

This exception occurs if the processor tries to access data at a non-existing memory location.

In this case, the return from the exception-service routine should be performed with the instruction

```
SUBS PC, LR, #8
```

11.6 Nested Interrupts

When two or more interrupts or exceptions occur at different priority levels, causing the processor to enter different modes of operation, their servicing can proceed immediately because the banked registers in various modes are
used to save the critical information about the interrupted program. However, if multiple interrupts can occur at the same priority level, typically multiple IRQ requests, then it is necessary to nest the exception-service routines. This includes saving the contents of the banked link register, LR_mode, on the stack before enabling subsequent requests. Before returning from the corresponding exception-service routine, the contents of the register must be restored.

11.7 Exception Processing Example

The following example shows how the exception vector table can be set up, and how the exception-service routines can be organized. We will use a hardware IRQ interrupt as an example of an exception-service routine.

As shown in Table 4, the exception vector table must occupy the fixed memory locations in the address range 0x000 to 0x01C. Each word in this table must be an instruction that causes the program execution to go to the corresponding exception-service routine. This requires the program counter to be loaded with the address of the first instruction in the exception-service routine. This can be accomplished with Load instructions

```
LDR PC, =EXCEPTION_SERVICE_ROUTINE_NAME
```

Figure 5 illustrates the structure of the code that can be used.
INTRODUCTION TO THE ARM® PROCESSOR USING ARM TOOLCHAIN

For Quartus® Prime 18.1

AREA EXCEPTIONS_EXAMPLE, CODE
ENTRY
LDR PC, =MAIN ; Go to the beginning of the MAIN program.
LDR PC, =SERVICE_UND ; Unimplemented instruction.
LDR PC, =SERVICE_SVC ; Software interrupt.
LDR PC, =SERVICE_ABT_DATA ; Failed data access.
LDR PC, =SERVICE_ABT_INST ; Failed instruction access.
DCD 0 ; Null entry for address 0x014.
LDR PC, =SERVICE_IRQ ; Hardware IRQ interrupt.
LDR PC, =SERVICE_FIQ ; Hardware FIQ interrupt.

; The main program.
MAIN ...
.
.
.

; Service routine for IRQ interrupts.
SERVICE_IRQ
.
.
.

SUBS PC, LR_irq, #4 ; Return to interrupted program.

; Service routine for software interrupts.
SERVICE_SVC
.
.
.

MOVS PC, LR_svc ; Return to interrupted program.

Figure 5. Code used to set up the exception processing.

Observe that 0x000 is inserted in address location 0x014, because this vector location is not allocated to servicing an exception. Observe also that the return from the exception-service routines used as an example is done as explained in sections 11.1 and 11.2.1.
Copyright © Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Avalon, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.