# Laboratory Exercise 4

## Input/Output in an Embedded System

The purpose of this exercise is to investigate the use of devices that provide input and output capabilities for a processor. There are two basic techniques for dealing with I/O devices: program-controlled polling and interrupt-driven approaches. You will use the polling approach in this exercise, writing programs in the Nios II assembly language. Your programs will be executed on an Nios II processor in the DE0-Nano Computer or the DE0-Nano-SoC Computer, implemented on an Intel DE-Series board. Parallel port interfaces, as well as a timer module, will be used as examples of I/O hardware.

A parallel port provides for data transfer in either the input or output direction. The transfer of data is done in parallel and it may involve from 1 to 32 bits. The number of bits, n, and the type of transfer depend on the specifications of the specific parallel port being used. The parallel port interface can contain the four registers shown in Figure 1.




Figure 1: Registers in the parallel port interface.

Each register is n bits long. The registers have the following purpose:

• *Data* register: holds the *n* bits of data that are transferred between the parallel port and the processor. It can be implemented as an input, output, or a bidirectional register.

- *Direction* register: defines the direction of transfer for each of the *n* data bits when a bidirectional interface is generated.
- Interrupt-mask register: used to enable interrupts from the input lines connected to the parallel port.
- *Edge-capture* register: indicates when a change of logic value is detected in the signals on the input lines connected to the parallel port. Once a bit in the edge capture register becomes asserted, it will remain asserted. An edge-capture bit can be de-asserted by writing to it using the Nios II processor.

Not all of these registers are present in some parallel ports. For example, the *Direction* register is included only when a bidirectional interface is specified. The *Interrupt-mask* and *Edge-capture* registers must be included if interrupt-driven input/output is used.

The parallel port registers are memory mapped, starting at a specific *base* address. The base address has to be a multiple of four if the parallel port is to be accessed using word accesses from the Nios II processor. The base address becomes the address of the *Data* register in the parallel port. The addresses of the other three registers have offsets of 4, 8, or 12 bytes (1, 2, or 3 words) from this base address. The DE-Series Computer Systems have parallel ports connected to slider switches, pushbutton KEYs, and LEDs.

### Part I

Write an Nios II assembly language program that displays a decimal digit on the green lights  $LED_{3-0}$  on the DE-Series board. The other lights  $LED_{7-4}$  should be off.

The parallel port in the DE0-Nano Computer connected to the green lights  $LED_{7-0}$  is memory mapped at the address 0x1000010. Figure 2 shows how the LEDs are connected to the parallel ports. The parallel port in the DE0-Nano-SoC Computer connected to the green lights  $LED_{7-0}$  is memory mapped at the address 0xFF200000. Figure 3 shows how the LEDs are connected to the parallel ports.




Figure 2: The DE0-Nano's parallel port connected to the green lights  $LED_{7-0}$ .

If  $KEY_0$  is pressed on the board, you should set the number displayed on the LEDs to 0. If  $KEY_1$  is pressed and  $SW_0$  is high, then increment the displayed number to a maximum of 9. If  $KEY_1$  is pressed and  $SW_0$  is low, then decrement the number to a minimum of 0. The parallel port connected to the pushbutton  $KEY_S$  has the base address  $0 \times 10000050$  in the DE0-Nano Compuater, as illustrated in Figure 4. The parallel port connected to the pushbutton  $KEY_S$  has the base address  $0 \times FF200050$  in the DE0-Nano-SoC Compuater, as illustrated in Figure 5. The parallel port connected to the slider switches SW has the base address  $0 \times 10000040$  in the DE0-Nano Compuater, as illustrated in Figure 6. The parallel port connected to the slider switches SW has the base address  $SW_S$  has the base ad




Figure 3: The DE0-Nano-SoC's parallel port connected to the green lights  $LED_{7-0}$ .

and when you press  $KEY_i$  the Data register provides the value 1 in bit position i. Once a button-press is detected, be sure that your program waits until the button is released. You should not use the Interruptmask or Edgecapture registers for this part of the exercise.




Figure 4: The DE0-Nano's parallel port connected to the pushbutton KEYs.




Figure 5: The DE0-Nano-SoC's parallel port connected to the pushbutton KEYs.



Figure 6: The DE0-Nano's parallel port connected to the slider switches SW.




Figure 7: The DE0-Nano-SoC's parallel port connected to the slider switches SW.

## Perform the following:

- 1. Create a new folder to hold your Monitor Program project for this part. Create a file called *part1.s* and type your assembly language code into this file.
- 2. Make a new Monitor Program project in the folder where you stored the *part1.s* file. Use the DE0-Nano Computer or the DE0-Nano-SoC Computer for this project, and select the Nios II as the target processor architecture.
- 3. Compile, download, and test your program.

### Part II

Write a Nios II assembly language program that displays a two-digital decimal counter on the green LEDs. Show the most-significant decimal digit on  $LED_{7-4}$ , and the least-significant digit on  $LED_{3-0}$ . The counter should be incremented approximately every 0.25 seconds. When the counter reaches the value 99, it should start again at 0. The counter should stop/start when any pushbutton KEY is pressed.

To achieve a delay of approximately 0.25 seconds, use a delay-loop in your assembly language code. A suitable example of such a loop is shown below.

DO\_DELAY: movia r7, 25000000 #delay counter

SUB\_LOOP: subi r7, r7, 1

bne r7, r0, SUB\_LOOP

To avoid "missing" any button presses while the processor is executing the delay loop, you should use the *Edgecapture* register in the *KEY* port, shown in Figure 4. When a pushbutton is pressed, the corresponding

bit in the *Edgecapture* register is set to 1, and it remains set, until a 1 is written into to the register, which clears the *Edgecapture* register.

Perform the following:

- 1. Create a new folder to hold your Monitor Program project for this part. Create a file called *part2.s* and type your assembly language code into this file.
- 2. Make a new Monitor Program project in the folder where you stored the *part2.s* file. Use the DE0-Nano Computer or the DE0-Nano-SoC Computer for this project, and select the Nios II as the target processor architecture.
- 3. Compile, download, and test your program.

### Part III

In Part II you used a delay loop to cause the Nios II processor to wait for approximately 0.25 seconds. The processor loaded a large value into a register before the loop, and then decremented that value until it reached 0. In this part you are to modify your code so that a hardware timer is used to measure an exact delay of 0.25 seconds. You should use polled I/O to cause the Nios II processor to wait for the timer.

The DE0-Nano Computer includes a number of hardware timers. For this exercise use the timer called the *Interval Timer*. As shown in Figure 8, this timer has six, 16-bit registers, starting at the base address 0x10002000. The DE0-Nano-SoC Computer includes a number of hardware timers. For this exercise use the timer called the *Interval Timer*. As shown in Figure 9, this timer has six, 16-bit registers, starting at the base address 0xFF202000. To use the timer you should write a suitable value into the *Counter start value* (*low*) and *Counter start value* (*high*) registers, where the *low* register holds the least significant 16 bits of the timeout period, and the *high* register holds the most significant 16 bits of the timeout period. Then you should clear the timeout (TO) bit by writing 0 to the *Status register*. The timer should count down to 0 and then reload the original period, and begin counting again. To achieve this, you must write a 1 to the START and CONT bits in the *Control register*, in Figure 8. When the timer has finished, the TO bit in the *Status register* will be set to 1. You should poll this bit in your program to cause the Nios II processor to wait for the timer. To reset the timeout bit, you should write a 0 into the *Status register*.




Figure 8: DE0-Nano Computer's Interval Timer Registers.




Figure 9: DE0-Nano-SoC Computer's Interval Timer Registers.

Make a new folder to hold your Monitor Program project for this part. Create a file called *part3.s* and type your assembly language code into this file. Make a new Monitor Program project for this part of the exercise, and then compile, download, and test your program.

## Part IV

In this part you are to write an assembly language program that implements a real-time clock. Display the time on the Monitor Program's Terminal window in the format MM:SS, where MM are minutes and SS are seconds. Measure time intervals of 1 second in your program by using polled I/O with the Interval Timer. You should be able to stop/run the clock by pressing any pushbutton KEY. When the clock reaches 59:99, it should wrap around to 00:00.

Make a new Monitor Program project for this part of the exercise. In the screen shown in Figure 10, make sure to select JTAG\_UART as the *Terminal device*. Otherwise, no character output will appear on the Terminal window. Refer to Exercise 2, Part IV, for information on using the JTAG UART to communicate with the Monitor Program's Terminal window.




Figure 10: Specifying the Terminal device.

You may wish to make use of the following text strings. The first one clears the Terminal window, and the second one returns the "cursor" to the upper-left corner of the window:

CLEAR\_SCRN: .string "\033[2J" HOME: .string "\033[H"

Copyright © 1991-2016 Intel Corporation. All rights reserved. Intel, The Programmable Solutions Company, the stylized Intel logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Intel Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Intel products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Intel warrants performance of its semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel Corporation. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.